[11] Patent Number:

4,739,475

[45] Date of Patent:

Apr. 19, 1988

[54] TOPOGRAPHY FOR SIXTEEN BIT CMOS MICROPROCESSOR WITH EIGHT BIT EMULATION AND ABORT CAPABILITY

[76] Inventor: William D. Mensch, Jr., 1924 E.

Hope St., Mesa, Ariz. 85203

[21] Appl. No.: 675,831

[22] Filed: Nov. 28, 1984

### Related U.S. Application Data

[63]	Continuation-in-part of Ser. No. 534,181, Sep. 20, 1983.
[51]	Int. Cl.4 G06F 1/00; G06F 9/44;

[58] Field of Search ... 364/200 MS File, 900 MS File, 357/41; 307/468, 469

#### [56] References Cited

#### U.S. PATENT DOCUMENTS

3,943,377	3/1976	Suzuki	307/469
3,987,418	10/1976	Buchanan	364/200
4,044,340	8/1977	Itoh	. 357/41
4,144,562	3/1979	Cooper	364/200
4,180,861	12/1979	Armstrong et al	364/900
4,213,176	7/1980	Cooper	364/200
4,245,324	1/1981	Machol et al	307/468
4,272,828	6/1981	Negi et al	364/900
4,317,171	2/1982	Maejima et al	364/200
4,363,091	12/1982	Pohlman, III et al	364/200
4,402,042	8/1983	Guttag	364/200
4,402,043	8/1983	Guttag	364/200
4,447,878	5/1984	Kinnie et al.	364/200
4,449,184	5/1984	Pohlman, III et al	364/200
4,511,812	4/1985	Satake	307/465
4,661,728	4/1987	Kashimura	307/468

Polysilicon-Gate FETs", IBM Technical Disclosure Bulletin, v 20, No. 4, pp. 1640-1643, 9/77. Western Design Center, "OXI-CMOS W65SC8XX and W65SC9XX 16-Bit Microprocessor Family".

Primary Examiner—Archie E. Williams, Jr.
Assistant Examiner—Michael J. Ure
Attorney, Agent, or Firm—Cahill, Sutton & Thomas


#### [57] ABSTRACT


The topography of a sixteen bit CMOS microprocessor chip including circuitry for enabling it to emulate, under software control, a prior art 6502 microprocessor includes an N-channel minterm logic section including 498 "vertical" diffused minterm lines across which 32 "horizontal" metal lines from an instruction register and a timing generator pass and make selective contact to separate polycrystalline silicon gate electrodes to effectuate a first level of instruction op code decoding. The resulting minterm signals are inverted by a row of CMOS inverters, the outputs of which are connected to polycrystalline lines extending into an N-channel sumof-minterm section. "Horizontal" metal sum-of-minterm conductors contact various N-channel field effect transistors in the sum-of-minterm region. Those sum-ofminterm lines having fewest field effect transistors connected thereto are positioned on the bottom of the sumof-minterm array, and those having the most connections to N-channel FETs are positioned at the top thereof to minimize the amount of chip surface area required for the sum-of-minterm array and for routing of the sum-of-minterm signals produced thereby to transfer gate logic on the chip.


#### OTHER PUBLICATIONS


Cook et al., "Programmable Logic Arrays Using


### 13 Claims, 16 Drawing Sheets
















F16-13









Fig. 20A

Eig**.** 20B



#### TOPOGRAPHY FOR SIXTEEN BIT CMOS MICROPROCESSOR WITH EIGHT BIT **EMULATION AND ABORT CAPABILITY**

#### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of my copending application "TOPOGRAPHY OF INTE-GRATED CIRCUIT CMOS MICROPROCESSOR 10 CHIP", Ser. No. 534,181, filed Sept. 20, 1983, and entirely incorporated herein by reference.

#### BACKGROUND OF THE INVENTION

The invention relates to an efficient topography for a 15 sixteen bit CMOS microprocessor chip having the capability of either operating as a sixteen bit microprocessor or operating to emulate the well-known 6502 eight bit integrated circuit microprocessor, depending only on the state of a software "emulation bit" or "E" bit.

Those skilled in the art of integrated circuit design, and particularly microprocessor chip design, know that the size of a high volume integrated circuit chip is a dominant factor in the ultimate yield and manufacturing cost per unit. In all of the integrated circuit technolo- 25 gies, including the CMOS technology, large scale integrated (LSI) chips such as microprocessor chips include thousands of conductive lines and P-channel MOS-FETS (metal-oxide-semiconductor field effect transistors) and N-channel MOSFETS. Some of the lines are 30 composed of aluminum metal interconnection layers and others are composed of polycrystalline silicon interconnection layers on different insulative layers, and others of the conductors are diffused conductors. Certain minimum line widths and spacings between the 35 respective lines and the sources and drains of the MOS-FETS must be maintained to avoid short circuits and parasitic effects despite slight variations in the manufacturing processes due to presence of minute particulates that are invariably present in the semiconductor manu- 40 facturing facilities. Due to the low current supplying capability of the very small MOSFETS that must be used in order to achieve high functional density of the integrated circuits, the lengths of the interconnecting mized, not only to reduce chip size, but also to achieve maximum circuit operating speeds. A wide variety of design trade-offs, including the necessity to minimize chip size, obtain a suitable chip aspect ratio (which enhances integrated circuit chip yield and wire bonding 50 yield), increase circuit operating speeds, reduce power consumption, and achieve acceptable reliability all are involved in obtaining an optimum "layout" or topography of the MOSFETS and the interconnection patterns therebetween are required in order to obtain an inte- 55 grated circuit which is both economical and has acceptable operating characteristics.

Some of the numerous design constraints faced by the MOSLSI chip designer include specifications for minimum widths and spacings of diffused regions in the 60 silicon, minimum widths and spacings for metal interconnection lines, the minimum size required for polycrystalline silicon conductors, the minimum size required for contact openings in the insulating "field" oxides, the spacings required between the edges of 65 contact openings to the edges of the diffused regions or polycrystalline silicon regions, the fact that polycrystalline silicon conductors cannot cross over each other or

over diffused regions in most silicon gate manufacturing processes, and the constraint that conductors on the same layer of insulating oxide cannot cross over like conductors.

Furthermore, the high amount of capacitances associated with diffused regions and the high resistances of both diffused regions and polycrystalline silicon conductors must be carefully considered by the circuit designer and also by the chip designer in arriving at an optimum chip topography. For many types of circuits, such as the microprocessor of the present invention, an extremely large number of conductive lines between sections of logic circuitry are required. The practically infinite number of possibilities for routing the various conductors and placing of the various MOSFETS taxes the skill and ingenuity of even the most resourceful chip designers and circuit designers (and is far beyond the capability of the most sophisticated computer layout programs yet available). Other constraints faced by the chip layout designer and the circuit designer involve the need to minimize cross-coupling and parasitic effects which occur between various conductive lines and conductive regions. Such effects may degrade voltages on various conductors, leading to inoperative circuitry or low reliability operation under certain operating conditions.

The technical and commercial success of an electronic product utilizing MOSLSI technology hinges on the ability of the chip designer to achieve an optimum chip topography. It is well known that a very high level of creative effort is required, usually both by circuit designers or layout draftsmen, to achieve a chip topography or layout which enables the integrated circuit to have acceptable operating speeds and low power dissipation and yet is sufficiently small in chip area to have a high chip per wafer yield, i.e., to be economically feasible. Often, many months of such effort between chip designers and circuit designers result in numerous trial layout designs and redesigns and concomitant circuit design revisions before a reasonably optimum topography for a single MOSLSI chip is achieved. Often, until a particular new overall insight or approach is conceived for a particularly difficult, complex, and lines and their associated capacitances must be mini- 45 large functional subsection of an integrated circuit chip, such as an instruction decoding subsection in a microprocessor, is arrived at, the desired chip is clearly economically unfeasible. It is on the basis of such an insight that the eight bit CMOS chip topography described in the above-mentioned parent application became economically feasible, resulting in a CMOS that has become a commercial success. It is on the basis of another such insight, arrived at after over a year of design and layout experimentation, that the sixteen bit CMOS microprocessor layout of the present invention could be reduced to a size that made the chip size commercially practical and resulted in adequate operating speed.

Although various single chip microprocessors, such as the 6502, the 6800, the 68000, the 8088, the Z80, and others have been widely used, all of them have various shortcomings from the viewpoint of a computer system designer trying to design a low cost computer system because of the inconvenience of implementing certain functions. Some of the functions that are difficult to implement using prior single chip microprocessors include the problems of efficiently using program memory, i.e., typically slow ROM (read-only memory), in which the program is stored and data memory, i.e., high

speed memory in which intermediate data results are stored, dealing with abort conditions such as invalid addresses, which requires aborting the present instruction, executing an abort subroutine, and then re-executing an entire subroutine in which the aborted instruction 5 was contained.

Another problem that is faced by computer designers using prior single chip microprocessors is the need to have new software written for computers that use computing power. It would be very desirable to provide a technique by means of which newer microprocessors, such as 16 or 32 bit microprocessors, can execute already available software written for previous single chip microprocessors having fewer bits in their 15 data words, fewer instructions, and generally less computing capability.

#### SUMMARY OF THE INVENTION

vide an economical topography for a CMOS sixteen bit microprocessor chip.

It is another object of the invention to provide an economical topography for the layout of a sixteen bit CMOS microprocessor chip capable, under software 25 control, of either emulating the prior well-known 6502 eight bit microprocessor or operating as a sixteen bit microprocessor having advanced abort operation and other advanced capabilities.

It is another object of the invention to provide an 30 improved sixteen bit CMOS microprocessor chip that incorporates various new features which provide a system designer increased flexibility in dealing with memories of different speeds, in dealing with interrupts of various priorities, and in recovering from an abort 35 condition.

Briefly described, and in accordance with one embodiment thereof, the invention provides an efficient topography for an integrated circuit sixteeen bit CMOS microprocessor chip including emulation logic circuitry 40 for enabling the microprocessor, under software control, to emulate a pre-existing eight bit microprocessor or to operate as a sixteen bit processor with advanced operating capabilities, the chip including a surface with left, bottom, right, and top edges, the chip including on 45 its surface a data bus, an address bus, low order address buffers located along the left lower side, high order address buffers located along the bottom edge, data bus buffers located on the lower right edge, a relatively large register section including low order address 50 latches, arithmetic logic unit circuitry, stack registers, program incrementers and latches, high order address latches, status register circuitry, data output latches, and data input latches positioned in the foregoing sequence from the left side to the right side of the chip, 55 and located generally above the high order address buffers, and between the low order address buffers and the data bus buffers the chip also including instruction register circuitry and predecode circuitry located along the right edge of the chip above the data bus buffers, 60 timing control circuitry located along the left edge above the low order address buffers, N-channel minterm read-only memory decoding circuitry including minterms that result from a first level of decoding of op codes for sixteen bit microprocessor operation, minterm 65 inverter drivers disposed beneath the N-channel minterm read-only memory decoding ciruitry, and N-channel "sum-of-minterm" read-only memory decoding

circuitry disposed between the minterm inverter drivers and the register section. In the described embodiment of the invention, the N-channel minterm read-only memory decoding circuitry includes a plurality of "vertical" diffused lines, a plurality of polycrystalline silicon gate conductors defining the minterms being decoded, and a plurality of "horizontal" metal conductors connected to outputs of the instruction register and responsive to certain bits, including an emulation bit of the status newly developed, faster microprocessors with greater 10 register, which horizontal metal conductors make contact to predetermined ones of the polycrystalline silicon gates. The emulation bit of the status register is coupled to emulation output logic circuitry located in the upper right-hand corner of the chip and is also connected to auxilliary index register circuitry and stack register circuitry in the register section. Specialized circuitry located along the top edge of the chip from left to right includes non-maskable interrupt logic, memory lock logic, maskable interrupt logic, abort Accordingly, it is an object of the invention to pro- 20 logic, ready logic, vector pull logic, reset interrupt logic, valid data address logic, status register logic, clock oscillator circuitry, and data bus enable circuitry adjacent to the upper boundary of the N-channel minterm circuitry. Valid program address logic is located above the low order address buffers along the left edge of the chip. A conductor from the abort logic is connected to the auxilliary index registers, stack registers, accumulator circuitry and status register circuitry, i.e., to all registers that the programmer has access to, to inhibit transfers of data from any of those registers during an abort operation.

In the N-channel sum-of-minterm read-only memory decoding circuitry, a plurality of vertical diffused lines are connected to a ground conductor and have various short horizontal extensions thereof at locations where field effect transistors (FETs) are required in the sumof-minterm decoding circuitry. A plurality of vertical polycrystalline silicon conductors are connected to the outputs of the respective minterm inverter drivers and run parallel to and the respective vertical vertical diffused lines, intersecting the various horizontal extensions thereof to define the N-channel FETs. Sum-ofminterm outputs are produced on a plurality of horizontal metal conductors extending through the sum-of-minterm read-only memory decoding circuitry and making electrical contacts to various ones of the diffused drain regions of the various N-channel FETs. The horizontal metal lines to which the drains of only a few of the sum-of-minterm FETs are connected are positioned at the bottom of the sum-of-minterm read-only memory decoding circuitry, and diffused or polycrystalline silicon conductors from register transfer logic of the register section are connected to appropriate ones of those lower horizontal metal conductors. Those horizontal metal conductors having the largest numbers of sum-ofminterm field effect transistors connected thereto are located near the top of the sum-of-minterm read-only memory decoding circuitry, and are routed around the right end of that circuitry, downward, and are extended by means of diffused or polycrystalline silicon conductors as needed to conduct the sum-of-minterm signals to appropriate portions of the register transfer logic. Horizontal metal conductors having intermediate numbers of FETs connected thereto are located generally in the middle of the sum-of-minterm read-only memory decoding circuitry, and are arranged to allow diffused or polycrystalline silicon conductors to extend downward into the register transfer section.

In accordance with another embodiment of the invention, the invention provides a microprocessor chip which contains an emulation bit that causes the microprocessor chip to emulate a different microprocessor that internally operates on data words having fewer bits 5 by using the emulation bit to "extend" op codes of the different microprocessor to generate register transfer signals that effectuate operation in an "emulation" mode or a "native" mode. In the described embodiment of the invention, the sixteen bit microprocessor emu- 10 lates a pre-existing eight bit microprocessor if the emulation bit is a "one". If the emulation bit is a "one", this forces two other bits to be logical "ones". The additional bits cause certain indexing operations to be eight bit operations, and cause operations on the stack regis- 15 ters to be sixteen bit operations, and modifies operations on certain status register bits. The emulation bit and the two additional bits also are used in conjunction with decoding the eight bit op codes. Abort logic circuitry is provided which responds to an external signal indicat- 20 ing an abort condition and prevents modification of data in all registers accessible by the programmer, including the program counter latches, the index registers, the stack registers, the accumulator registers, the status register, and several other registers. After the abort 25 circuitry has been reset, execution of the instruction during which the abort condition occurred can be repeated using the information in the registers at the time the abort condition occurred. Circuitry is provided for generating valid program address and valid data ad- 30 dress signals which facilitate convenient accessing and operation of relatively fast data memory and relatively slow program memory. Vector pull circuitry is provided to generate an external signal that indicates when an interrupt vector is being generated, facilitating, in 35 some cases, simple interrupt prioritizing.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

FIG. 1 is a block diagram illustrating the general location of major circuit sections on the sixteen CMOS 40 microprocessor chip of the present invention.

FIG. 2 is a schematic circuit diagram illustrating the technique for interconnection of diffused, polycrystal-line silicon, and metal conductors in the sum-of-minterm decoding region of the microprocessor chip of the 45 invention.

FIG. 2A is a diagram illustrating the circuitry in the minterm, minterm inverter driver, and sum-of-minterm and mode select decoding portions of the microprocessor chip.

FIG. 3A is a partial layout illustrating the connection of diffused minterm lines, polycrystalline silicon gate conductors, and metal control lines in the minterm decoding region of the microprocessor chip.

FIG. 3B is a diagram illustrating a partial layout of 55 the technique for layout of diffused lines, N-channel gate electrodes and metal jumpers in the microprocessor layout described in the above-referenced parent application.

FIG. 4 is a block diagram illustrating the architecture 60 of the microprocessor chip.

FIG. 5 is a scale negative image of a photomask used to pattern the interconnect metal during manufacture of the sixteen bit CMOS microprocessor chip of the present invention, with major sections shown in FIG. 1 65 being blocked out in heavy lines.

FIG. 6 is a scale negative image of a photomask used to define diffusion regions during the manufacture of

the sixteen bit CMOS microprocessor chip of the present invention.

FIG. 7 is a scale negative image of a photomask defining regions in which N-channel MOSFETS can be produced on the microprocessor chip of the present invention.

FIG. 8 is a scale positive image of a photomask used in defining the polycrystalline silicon layer of the CMOS microprocessor chip of the present invention.

FIG. 9 is a scale positive image of a photomask used in defining the N-type diffused regions in the CMOS microprocessor chip.

FIG. 10 is a scale positive image of a photomask used in defining the P-type diffused regions in the CMOS microprocessor chip.

FIG. 11 is a scale positive image of a photomask defining all metal-to-diffusion, metal-to-polycrystalline silicon, and polycrystalline silicon-to-diffusion contacts in the microprocessor chip.

FIG. 12 is a scale negative image of the photomask used in defining the metalization pattern of the sixteen bit CMOS microprocessor chip.

FIG. 13 is a logic diagram illustrating the emulation circuitry generally indicated in FIGS. 1 and 4.

FIG. 14 is a logic diagram illustrating the abort circuitry generally indicated in FIGS. 1 and 4.

FIG. 15 is a logic diagram illustrating the valid program address (VPA) circuitry of FIGS. 1 and 4.

FIG. 16 is a logic diagram of the valid data address (VDA) circuitry indicated in FIGS. 1 and 4.

FIG. 17 is a logic diagram of the vector pull (VP) circuitry indicated in FIGS. 1 and 4.

FIG. 18 is a logic diagram of the ready (RDY) circuitry indicated in FIGS. 1 and 4.

FIG. 19 is a logic diagram of the M/X and mode select decoding circuitry indicated in FIGS. 1 and 4.

FIGS. 20A and 20B are diagrams illustrating the pin connections for packages in which the microprocessor chip of FIG. 1 can be encapsulated to provide a sixteen bit microprocessor capable of emulating a 6502 microprocessor and a pin compatible replacement for prior 6502 microprocessor and having advanced operating capability, respectively.

#### DESCRIPTION OF THE INVENTION

Before describing the chip topographical layout, the architecture and general operation will first be described with reference to FIG. 4. Microprocessor 100 outputs sixteen addresses, A0-A15. The address outputs are generally designated by reference numeral 101. Address bus lines A0-A7 are connected to low order address buffers 121. Address lines A8-A15 are stored in high order address buffers 120. A bus enable conductor 150 connected to data bus/bank address buffer circuit 151 is also connected to and enables address buffers 120 and 121. Both low order address buffer 121 and high order address buffer 120 are loaded by means of internal address bus 103. The address output buffers 120 and 121 are set to a high impedance output state in response to the bus enable (BE) signal 151.

Microprocessor 100 includes eight bidirectional data bus conductors D0-D7, generally designated by reference numeral 119. These eight conductors also can be used to output a eight bit "bank address" representing a third address byte. Accordingly, the signals and conductors designated by reference numeral 119 are also individually designated by DB/BA0-DB/BA7.

4,733,47

 $\phi 2$  is the main system clock, and since 24 address bits are always available for chip 100, address bits A0-A15 and bank address bits BA0-BA7 are output during the portion of the  $\phi 2$  time period during which  $\phi 2$  is low. When  $\phi 2$  is high, data read/write operations can be 5 performed on the output conductors 119.

A data bus enable (DBE) conductor 145 and a bus enable (BE) conductor 150 are connected between data bus and bank address buffer circuits 105 and buffer control circuitry 152. External data bus enable signals 10 DBE and bus enable signal BE are applied to inputs to buffer control circuit 152, which are gated to conductors 145 and 150 in response to control signals on conductor 153 and external inputs BE or DBE.

The bus enable (BE) signal 150 allows external 15 "three-stating" control of the data bus buffers 105 and the address buffers 120 and 121. For normal operation, the BE signal is high, causing the address buffers 120 and 121 to be "active" and also causing the data bus buffers 105 to be "active" during a write cycle. When 20 external control of the address lines 101 is desired, the BE signal is held low to disable the address output buffers 120, 121. The data bus enable (DBE) signal allows external control of the three-state data output buffers contained in block 105. To disable the data bus 25 externally, the DBE signal should be held low.

The function of internal address bus 103 is simply to effectuate transfer of data from the internal registers to the address buffers 120 and 121. Internal bus address bus 103 is internally bidirectionally coupled to sixteen bit 30 stack pointer register 111, sixteen bit arithmetic logic unit circuitry 110, sixteen bit program counter circuitry 108, and sixteen bit direct register 154. Sixteen bit index register 112 can be loaded onto internal address bus 103, as can sixteen bit data latch 106.

Data bus buffer circuitry 105 receives all of the basic information for the microprocessor 100 in the form of op codes, addresses and operands, one byte at a time. Data bus buffer 105 then supplies such information to the appropriate bytes of data latch 106, from which that 40 information can be transferred to the appropriate bytes of internal address bus 103, internal data bus 141, predecode circuitry 126, or to instruction register 118. pre-decode circuit 126 is actually a subsection of instruction register 118, and generates control signals that are applied to register transfer logic circuitry 131 and timing control circuitry 122 in response to the present instruction.

Program counter 16 actually includes four different groups of circuitry, including a low order program 50 counter latch, a high order program counter latch, a low order program incrementer, and a high order program incrementer. The two program latches store the address of the present instruction until it is over, even during execution of an abort instruction. The generalized function of the program counter 108 is to provide sequential addresses for the program being executed.

Accumulator circuitry 109 includes a high order byte and a low order byte and contains the results of all data operations performed by the arithmetic logic unit circuitry 110.

Internal special bus 114 is a sixteen conductor bus which can be coupled by means of transfer switches 142 to sixteen bit internal data bus 141 in response to appropriate decoding transfer signals from register transfer 65 logic 131. Internal special bus 114 is bidirectionally coupled to index register 113, index register 112, stack pointer register 111, arithmetic logic unit circuitry 110

and accumulator circuitry 109, all of which are sixteen bit circuits. Internal data bus 141 is bidirectionally coupled to sixteen bit accumulators 109, sixteen bit program counter 108, eight bit direct register 154, eight bit program bank register 155, eight bit data bank register 156, and eight bit data latch 106.

Arithmetic logic unit 110 includes four subsections, including a low order binary ALU, a low order decimal ALU, a high order binary ALU, and a high order decimal ALU. Arithmetic logic unit 110 performs all the basic logic operations such as addition, substraction, multiplication, exclusive ORing logical ANDing, logical ORing, bit testing, etc., and can also compute addresses, which is why it has connections to both the internal address bus 103 and the internal bus 114 and the internal data bus 141.

Stack pointer register 111 keeps track of stack locations in memory and points to them. The two index registers 112 and 113 enable a software program to simultaneously point to two different software tables.

Reference numeral 117 designates a nine bit register referred to as the status register. It contains individual operating status flags for indicating the status of microprocessor 100. These flags include a negative (N) bit, an overflow (V) bit, a memory select (M) bit, an index register select (X) bit, a decimal mode (D) bit, an interrupt disable (I) bit, a zero (Z) bit, a carry (C) bit, and an emulation (E) bit. As subsequently explained in more detail, if the (E) bit is a "one", the microprocessor 100 emulates the well-known 6502 eight bit microprocessor. If the (E) bit is a "zero", the microprocessor 100 is said to be in its "native" mode and does not emulate the 6502. If the (E) bit is a "one", the microprocessor forces the (X) and (M) bits to also be "ones". If the (X) bit is a "one", it in effect masks off the upper byte of the X index register 112, allowing only eight-bit indexing operations, which are the type performed by the 6502 microprocessor, but which can also be performed by a sixteen bit microprocessor that might need to perform an eight bit indexing operation. If the (X) bit is a "zero", this causes index register 112 to perform a sixteen bit indexing operation. The M bit has the effect of "extending" the eight bit op codes in the instruction register. If the (M) bit is a "one", this has the effect of causing eight bit operations on the accumulator and on memory. If the M bit is a "zero" this has the effect of causing the same operations, i.e., sixteen bit operations, on all sixteen bits of the accumulator and causes all operations on external memories to be sixteen bit operations.

The microprocessor chip contains a simple "power up" circuit that, in addition to forcing certain other initial states in the microprocessor when it is initially powered on, sets the (E) bit at a "one". All microprocessors and most dynamic MOS logic circuits have such "power up" circuitry, which can be readily provided by those skilled in the art and therefore is not described in further detail. If E is a "zero", the microprocessor operates in the state determined by the X and M bits.

The basic timing for microprocessor 100 is contained by clock generator circuit 156. The addresses are output during the  $\phi 2$  period when  $\phi 2$  is low, or during  $\phi 2$  "low time", or  $\phi 2L$ . ( $\phi 2$  is shown in Appendix A.) During  $\phi 2$  "high time" ( $\phi 2H$ ) data is transferred on the external data bus conductors 119.  $\phi 4$  is utilized to establish internal timing waveform edges which minimize the amount of internal logic circuitry associated with addressing certain random access memories requiring a row ad-

dress strobe (RAS) signal and a column address strobe (CAS) signal. The OSC\*(OUT) signal is applied to a crystal whose other terminal is connected to the input of the inverter havings its input connected to the  $\phi$ 0(IN)-2(IN/CLK) conductor to provide enough 5 gain to create oscillation using the external crystal. The  $\phi$ 1/(OUT) signal is the inverted  $\phi$ 2(OUT) signal to provide timing for external R/W\* operations.

Note that an asterik (\*) is used herein to denote the "zero" or "false" state of a logic variable, since the 10 conventional "bar" is unavailable on the printer being used by applicant.

In block 122, timing control or timing generator circuitry produces sixteen timing states that are respectively stepped through in sequence. This circuitry is 15 reset each time a new instruction is begun and is incremented in accordance with the number of cycles, from one to sixteen required for execution of that instruction. The outputs of timing control circuit 122 are connected to inputs of the instruction decode circuitry, and more 20 specifically to the minterm decoding circuitry 116A of the instruction decode circuitry. These outputs, in conjunction with output signals from instruction register 118, are operated upon by the instruction decoder minterm circuitry 116A to generate intermediate signals 25 needed to produce register transfer signals such as 131-1 to 131-11, which are produced by the register transfer logic circuitry 131. The register transfer logic simply latches the intermediate signals (subsequently described as sum-of-minterm signals or register transfer signals) 30 and then clocks the latched register transfer signals onto conductors 131-1, etc., at the appropriate times to effectuate the desired information transfers

The read/write\* (R/W\*) signal is normally in the high state, indicating that microprocessor 100 is reading 35 data from memory or from an input/output bus. In the low state of the read/write\* (R/W\*) signal, the data bus has valid data to be output from the microprocessor to the address memory location specified by address lines A0-A5 and DB/BA0-DB/BA7 lines. The R/W\* conductor can be set to a high impedance output state by the bus enable signal (BE) on conductor 150.

The system control circuitry 157 receives signals from the register transfer logic circuitry 131 and the E bit of the status register 117, and produces outputs on 45 the R/W\* conductor, the VPA (valid program address) the VDA (valid data address), the memory lock (ML)\* signal, the vector pull (VP)\* conductor, the emulate (E) conductor, and the M/X conductor. The system control circuitry in block 157 includes the subsequently 50 described circuits shown in FIGS. 13-19.

The status register 117 is bidirectionally coupled to the register transfer logic 131.

An internal sync signal produced by timing control circuit 122 is provided to identify cycles of instruction 55 execution during microprocessor operation. If the ready (RDY) line is pulled to a low state level during the \$\phi 2\$ low times, microprocessor 100 will stop in its current state and will remain in that state until the RDY line goes high, whereby the sync signal can be used to control the RDY signal so that it causes single instruction execution.

The memory lock (ML)\* signal output by timing control circuit 122 indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of 65 read-modify-write instructions. The (ML)\* signal goes low during the ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, which

are well-known to those in the art familiar with programming of the 6502 microprocessor.

Interrupt logic circuitry contained in block 115 has outputs bidirectionally connected to the request transfer logic 131. The interrupt request (IRQ) signal requests an interrupt signal to be executed by microprocessor 100. If the interrupt flag in the status register 117 is a "zero", the current instruction is completed and the interrupt sequence begins during \$\phi 2\$ low time. The program counter and status register contents are stored in a "stack" in external memory. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of the cycle, the low order program counter register 108 will be loaded from the hexadecimal address OOFFFE in the emulation mode and OOFFEE in the native mode, and the program counter will be located from the hexadecimal location OOFFFF in the emulation mode, and OOFFEF in the native mode, thereby transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized.

The non-maskable interrupt (NMI)\* input of interrupt logic 115 makes interrupt requests in response to a negative-going edge to the effect that a non-maskable interrupt sequence is to be generated within microprocessor 100. The current instruction is completed and the interrupt sequence begins during the following \$\phi\$2 low time. The program counter is loaded with the interrupt vector from the locations OOFFFA for the emulation mode and OOFFEA for the native mode for the low order byte and the locations OOFFFB for the emulation mode and OOFFEB for the native mode for the high order byte, thereby transferring program control to the non-maskable interrupt routine.

The reset (RES)\* input to interrupt logic 115 causes an initialization sequence to begin by means of a positive transition from a (RES)\* input signal. The reset signal must be held low for at least two clock cycles after the power supply voltage  $V_{DD}$  reaches its operating voltage from a powered down condition, after which time R/W\* is high and sync is low. When a positive edge is detected on the (RES)\* line, an initialization sequence lasting six clock cycles occurs. The interrupt mask flag is set, the decimal mode bit of the status register 117 is cleared, the program counter 108 is loaded with the reset vector from the locations OOFFFC for the low order byte and OOFFFD for the high order byte which is the start location for program control.

The decoding of the present instruction by means of the minterm instruction decoding circuitry 116A and sum-of-minterm section 116B produces signals which drive the register transfer logic circuitry 131. The output signals thereof 131-1 to 131-11 are coupled to transfer gates of the various registers in the "register section" of FIGS. 1 and 4 and generate the necessary enable signals to effectuate transfer of data between the various busses and various registers and the arithmetic logic unit 110. All control for transferring data between the various registers, the arithmetic logic unit, and the various busses is accomplished by these and other such transfer signals produced by decoding of the instruction op codes.

The first level instruction decoding in minterm circuitry 116A generates 498 minterm signals, as opposed to 252 for the 6502 microprocessor described in the above-referenced parent application. The second level of decoding in block ll6B produces 132 "sum-of-min-

11

term" signals which are used to set or reset clocked latches contained in the register transfer logic circuitry 131. At appropriate times the states of these clocked latches are output in response to appropriate clock signals to produce the register transfer signals to actually 5 effectuate the various data transfers between the registers, arithmetic logic unit, and internal busses, required for execution of the present instruction.

Four entirely new signals are included in the sixteen bit microprocessor, when operating in its "native" mode, i.e., with the emulate (E) bit equal to "zero". These include an (ABORT)\* input which can interrupt the currently executing instruction without modifying internal registers. The valid data address (VDA) and valid program address (VPA) outputs facilitate dual cache memory by indicating whether a data segment (fast memory) or program segment (slow memory) is accessed. Modifying or prioritizing a vector is made easy by monitoring the vector pull (VP)\* output.

The ABORT input is used to abort other instructions 20 presently being executed as a result of an error condition, such as an incorrect address appearing on the address bus. FIG. 14, subsequently described, discloses the specific abort circuitry. A negative-going edge of the 25 ABORT input "aborts" the present instruction from the cycle during which the abort signal is pulled to a low level. This prevents any and all internal registers accessible by the programmer from being modified. At the end of the present instruction, an "interrupt-like" operation pushes the program counter, program status register and bank register (in the native mode only) onto the external memory stack, sets the interrupt status register flag to a "one" sets the decimal flag to "zero", sets the program bank register to "zero", and loads the program 35 counter with the contents of address locations 00FFF8 and 00FFF9 for the emulation mode and OOFFE8 and OOFFE9 in the native mode. The ABORT signal cannot be masked, and specifically prevents internal transfers into or out of the data bank registers, the program 40 bank register, the status register, the direct register, the accumulator registers, the stack registers, and the X and Y index registers until the abort logic is reset. However, the abort input does not affect any incrementers or the arithmetic logic unit circuitry. In order to implement 45 the desired operation of the abort logic, none of the foregoing registers are ever updated until after an instruction is completed. Therefore, if the negative-going edge of the ABORT input occurs during the execution of a particular instruction, and if the execution of that 50 instruction is not complete, the contents of the foregoing registers remain intact, since any transfers are inhibited by the abort circuitry. The interrupt-like operation causes the microprocessor 100 to go in a conventional manner to a vector address of an abort subroutine. After 55 the abort subroutine has been completed, the microprocessor can return and readily re-execute the same instruction that was being executed when the abort occurred because none of the internal registers have changed.

The vector pull (VP)\* output goes low during the two cycles when a vector address is being pulled, for example in response to an (IRQ)\* active input. The vector pull output goes low for all interrupt vector pulls, and for the (ABORT)\*, BRK, COP, (IRQ)\*, 65 (NMI)\*, and (RES)\* signals. The vector pull output thus may be used to modify and/or prioritize interrupt routines. The vector pull logic is shown in FIG. 15.

12

The valid data address (VDA) and valid program address (VPA) outputs indicates the type of memory being addressed by the address bus. If both VDA and VPA are "zeros", the present microprocessor operation is entirely "internal" and the address and data busses are both available. If VDA is "zero" and VPA is a "one", a valid "program" address is on the address bus 101. (Program addresses are usually for a relatively slow memory, such as read-only memory or floppy discs.) This signals other circuitry, such as a memory controller that the clock signal can be operated at a slow rate. If VDA is a "one" and VPA is a "zero", this indicates to an external memory controller that there is a valid data address on the bus, and rapid access may be desired. If both VDA and VPA are "ones", an operational code (op code) fetch operation is occurring. The VDA and VPA outputs may be used for virtual and cache memory control.

A complete preliminary information data sheet for the microprocessor of the present invention, designated the W65SC816, is attached hereto as Appendix A, and describes more completely certain capabilities and the instruction set of the microprocessor chip.

Those skilled in the art can obtain various designs for the various latching, arithmetic, and other logic circuits shown in FIG. 4. All of these types of circuits have been implemented in N-channel MOS in the widely used 6502 microprocessor; CMOS versions can be implemented in various ways by those skilled in the art, and a complete circuit schematic of the chip 100 is not needed to enable one skilled in the art to produce the invention.

Referring now to FIG. 1, the topography of microprocessor chip 100 will be described, indicating the locations of the various major blocks of circuitry on the chip. Chip 100 includes a flat surface with a top edge 11, a left edge 12, a bottom edge 13, and a right edge 14. The vertical dimension of chip 100 is 278 mils, and its horizontal dimension is 164 mils. (Note that the same reference numerals, with subscripts if appropriate, are used in FIG. 1 to indicate the same or corresponding blocks of circuitry in FIGS. 1 and 4.) The low order address buffer circuitry 121 is 2052 microns in the vertical direction and 716 microns in the horizontal direction, and is positioned along the lower left-hand portion of edge 12 and the lower right-hand portion of edge 13. (There are 25.4 microns per mil.) High order address buffers 120 are 566 microns in the vertical direction and 5436 microns in the horizontal direction, and lie along bottom edge 13 of microprocessor chip 100. Data bus buffers 105 are 2030 microns in the vertical direction and 906 microns in the horizontal direction, and extend from bottom edge 13 upward along right edge 14. The "register section" of microprocessor 100 is surrounded on three sides by low order address buffers 121, high order address buffers 120, and data bus buffers 105. The register section is 5436 microns in the horizontal direction and 1136 microns in the vertical direction and includes the following blocks of circuitry, the dimensions of which are given below in Table 1. The vertical dimension of each of the blocks in the register section is 1136 microns.

TABLE 1

NAME	WIDTH IN MICRONS
Low order address latch 121A	296
X register 112	120

TABLE 1-continued

NAME	WIDTH IN MICRONS	
Y register 113	120	
Low order stack register 111A	110	
High order stack register 111B	126	
Bus transfer and precharge		
circuitry 158	138	
Low order binary ALU 110A	486	
Low order decimal ALU 110B	446	
High order binary ALU 110C	538	
High order decimal ALU 110D	446	
Low order accumulator 109A	138	
High order accumulator 109B	120	
Low order program incrementer 107A	236	
Low order program counter latch 107B	61	
High order program counter latch 107C	61	
High order program incrementer 107D	232	
Direct register 154	176	
Precharge circuitry 160	88	
High order address latch 120A	72	
Status register 117	488	
Program bank register 155	88	
Data bank register 156 and	196	
Input bank incrementer and		
transfer logic 156A		
High order output data latch 106A	114	
Low order output data latch 106B	110	
Temporary register and incrementer 159	256	
High order input data latch 106C and low order input data latch 106D	174	:

As is known to those skilled in the art, precharge circuitry such as that included in blocks 158 and 160 is required in all dynamic MOS circuitry to set initial values of certain conductors in response to certain precharge signals. For example, such precharge circuitry is used to preset the data bus conductors and address bus conductor lines to initial values at the beginnings of various operation cycles and to set certain bits in certain registers and latches to specified "one" or "zero" initial levels.

Non-maskable interrupt (NMI) logic circuitry, which is 530 microns by 628 microns, is located in the upper left corner of chip 100. (Hereinafter, when dimensions 40 of blocks of circuitry are given, the horizontal dimension will be given first and then the vertical dimension.) Memory lock logic 168 (560 by 628 microns) is located immediately to the right of NMI logic 115A. IRQ logic 115B (444 microns by 628 microns), abort logic 167 (480 45 microns by 628 microns), ready I/O logic 166 (426 microns by 628 microns), vector pull logic 165 (356 microns by 628 microns), reset interrupt logic 115C (714 microns by 628 microns), VDA logic 164 (460 microns by 628 microns), status register and M/X output logic 50 117A (546 microns by 628 microns), clock generator oscillator circuitry 156 (896 microns by 628 microns), and DBE and BE logic circuitry 163 (538 microns by 628 microns) are positioned from left to right along the top edge 11 of chip 100. Emulate bit output is located in 55 the extreme upper right-hand corner of chip 100, and R/W\* is located immediately below emulation bit output logic 161. Instruction register 118 (840 microns wide) is located immediately below R/W\* logic 162, and predecode circuit 126 (525 microns by 525 microns) 60 is located between instruction register 118 and data bus buffer circuitry 105. Sixteen state timing control circuitry 122 is located along the left edge 12 of chip 100. as indicated in FIG. 1, occupying 780 microns by 744 microns, VDA logic 157A (340 microns by 570 mi- 65 crons) is located in the lower left corner of block 122.

It should be noted that many (41) bonding pads which are located around the periphery of microproces-

sor chip 100 are not shown in FIG. 1. These bonding pads are included in the various blocks or areas, such as data bus buffers 105, higher address buffers 120, data bus buffers 105, etc. to effectuate wire bonding of the input and output conductors of chip 100 to leads of a package such as the one in FIG. 20A. FIGS. 20A and 20B include diagrams of two pin configurations, one for the sixteen bit operational version of the microprocessor 100, and the other for the circuit when it is set up to be pin compatible with the prior 6502 microprocessor. Immediately above the register section is a N-channel sum-of-minterms section 116B, which is approximately 752 microns in the vertical direction. Mode select decode circuitry 160 (866 microns by 210 microns), occupies the upper left-hand corner of block 116B, however.

Above the sum-of-minterm section 116B is a block 116C (198 microns in the vertical direction), containing 498 CMOS inverters, which invert 498 N-channel minterms contained in block 116A, which is 346 microns in the vertical direction.

A conductor 169 from abort logic 167 is routed around blocks 116A, 116B and 116C, and is connected to inhibit data transfers in the X and Y index registers 112 and 113, the high and low order stack registers 111A and 111B, the high and low order accumulaters 109A and 109B, the direct register 154, the status register 117, the program bank register 155, the low order program counter latch 107B, the high order program counter latch 107C, and the data bank register 156. An emulate conductor 170 connected to the E bit in status register 117 is connected to force the higher byte to be a "zero" in each of the X and Y index registers 112 and 113, and forces a hex 01 in the high order stack register 111B, and is also routed to the E output logic block 161 to produce an output signal indicative of whether the microprocessor 100 is emulating a 6502 microprocessor or is operating in its "native" sixteen bit mode.

The scale images of the photomasks shown in FIGS. 6-11, 12A, and 12B are included as being of interest in that they show the density of circuitry and other features of interest to microprocessor chip designers. It would be possible to determine the precise layout of the microprocessor chip of the present invention from the information contained in the photomasks, although one skilled in the art ordinarily would not resort to this expedient because it would be more practical to follow the teachings made with reference to the other figures herein and, in accordance with the various permissible line spacings and line widths for a particular CMOS manufacturing process, use various available CMOS latch circuits, inverters, and arithmetic circuits that he prefers. The teachings herein with reference to the instruction decoding circuitry, in sections 116A, 116B, and 116C, would have to be followed in order to obtain the benefits of the invention.

The main sections or blocks indicated in FIG. 1 are superimposed in heavy lines on the scale negative image metalization pattern of FIG. 5.

In accordance with the present invention, the improvement of the layout of the instruction decode portion of the chip, including minterm read-only memory decoding circuitry 116A, minterm inverter drivers 116C, and sum-of-minterm read-only decoding circuitry 116B made it possible to reduce the width of the instruction decode section of the chip 100 by approximately 30% over what would have been required if only the techniques used in the layout of the instruction decode

15

section of the above-referenced parent application were used. The layout techniques of the present invention also reduced the "vertical" dimension of the instruction decode region, including all of the necessary wire routing of register transfer signals to the register section of 5 approximately 40%.

If I had not been able to achieve this reduction in the instruction decode circuitry of the chip, its width would have been roughly 65 mils greater and its heighth would have been about 16 mils greater.

FIG. 3C of the parent application illustrates the basic layout of N-channel minterm circuitry 116A and sumof-minterm circuitry 116B of the microprocessor chip 100. FIG. 3B of the present application more accurately represents the layout structure of N-channel minterm 15 circuitry 116A of the present application, wherein the diffused minterm lines 175, and hence all the N-channel MOSFETs formed therein, are each nine microns wide and are spaced apart by two microns. The horizontal polycrystalline silicon lines 176 are 5 microns wide. 20 Metal jumpers such as 177 are utilized between aligned portions of the diffused lines 175 where no N-channel FET gate is desired. Thus, the average center-to-center spacing in the horizontal direction between successive vertical diffused minterm lines is eleven microns. The 25 nine micron width of the gate regions such as 178 is conventional for dynamic N-channel MOS NAND gates in this type of circuit, and is necessary to provide adequate output node discharge times in a read-only memory array such as 116A. When I designed this cir- 30 cuit for the microprocessor in the above-referenced parent application, I believed, after performing a computerized circuit analysis, that the MOS gates 178 had to be at least nine microns wide.

Even so, the instruction decoding in the microprocessor of the parent application was not as fast as desired. One reason for this is that I encountered a difficult design trade-off involving the capacitance of the horizontal polycrystalline silicon conductors 176 from the instruction register and the accumulated capacitance of the various MOS gates such as 178 in the N-channel minterm circuitry 116A. Making the MOSFET gates even wider decreased the minterm signal propagation time in the vertical direction, but increased the horizontal signal propagation along the polycrystalline silicon 45 lines 176 by increasing the capacitance and the resistance of the polycrystalline silicon lines 176, and hence increasing their RC time constant.

At that time, I believed that in order to design a sixteen bit CMOS microprocessor which would be suitable as a "follow-up" product to the CMOS microprocessor of the parent application, many more diffused minterm lines would be required, and it appeared to me that the minterm circuitry 116A therefore would be much wider and slower than desired. But I did not see 55 any solution to this problem.

Returning to the present invention, the basic layout in minterm circuitry 116A will be described and then, after also describing the layout in the sum-of-minterm circuitry 116B of FIG. 2, the combined decoding operation of the two sections will be explained, indicating the resulting improvement in operating speed and savings in chip area.

In FIG. 3A, reference numerals 175, with appropriate letters, are used to designate the diffused minterm lines. 65 Each of the diffused lines 175 is only five microns wide, rather than nine microns as in FIG. 3B. This almost doubles the channel resistance of the N-channel MOS-

FETS formed, slowing down signal propagation downward through the minterm region 116A. Reference numeral 179 designates horizontal metal lines (rather than the horizontal polycrystalline silicon lines 176 in FIG. 3B) which are connected to the outputs of the instruction register. These metal lines have far lower resistance than the polycrystalline silicon lines, so the RC time constant of lines 179 is much less than that of the polycrystalline silicon conductors 176 of FIG. 3B. The polycrystalline silicon gates required for each of the N-channel MOS transistors such as 178 in FIG. 3A make electrical contact to the metal lines 179 by means of contacts openings 180. Since the accumulated gate capacitance associated with each of the metal lines 179 has been nearly halved, the output drive current needed from the instruction register latches is nearly halved. This, coupled with the greatly reduced time constant associated with each of the lines greatly increases the signal propagation time along the metal lines 179.

Referring next to FIG. 2, reference numeral 116C discloses a plurality of CMOS minterm inverter drivers, each having its input connected to the bottom of a respective one of the minterm lines 175. Inverter drivers 116C, although they have a relatively high gate capacitance that further slows signal propagation downward through the N-channel minterm region 116A, are capable of driving the capacitance associated with the polycrystalline silicon conductors 181, 181A, 181B, etc., more effectively than the minterm lines and minterm MOSFETs 178 of FIG. 3B could if the inverter drivers 116C were to be omitted. Furthermore, the signal inversion produced by the inverter drivers 116C makes it possible to obtain logical NORing in sum-of-minterm circuitry 116B using N-channel, rather than P-channel MOSFETs that were used in section 116B of FIG. 3C of the parent application. (Such N-channel MOSFETs have only about one-half of the channel resistance of P-channel MOSFETs of the same geometries, making it possible for there to be considerably faster downward signal propagation of the inverted minterm signals through sum-of-minterm region 116B than previously.)

In FIG. 2, reference numerals 182, with appropriate suffix letters such as A, B, etc., designate diffused regions that are attached to a V<sub>SS</sub> conductor 183 and extend vertically downward through circuitry 116B. The vertical diffused regions 182 have horizontal extensions such as 184 wherever an N-channel sum-of-minterm decoding MOSFET is required. The gate electrodes of such N-channel sum-of-minterm MOSFETs are indicated by X's wherever such horizontal extensions 184 are crossed by vertical inverted minterm polycrystalline silicon conductors such as 185.

The drain electrodes of each of the sum-of-minterm MOSFETs are connected to horizontal metal conductors such as 186 by means of contact openings such as 187, thereby performing the minterm summing operation.

Each of the vertical polycrystalline silicon conductors 185 is connected to the output of a respective one of the minterm inverter drivers 116C.

The general approach of providing vertical diffused lines 182, horizontal diffused extensions 184, vertical polycrystalline silicon conductors 185, horizontal metal conductors 186, and contacts 187 is basically the same as FIG. 3C of the parent application. However, using this technique (as I did on the chip of the parent application) on the chip 100 of the present invention would have resulted in a much wider sum-of-minterm region

116B than I actually achieved because of the much higher number of sum-of-minterm transfer signals that are required for the sixteen bit microprocessor chip of the present invention. Furthermore, I was able to arrive at a reasonably optimum layout of the sum-of-minterm 5 region in the parent application only after three very laborious trial layouts in which I followed the approach described in the above-referenced parent application to positioning the minterm summing horizontal metal lines 186 in such a way as to provide gaps through which 10 diffused and/or polycrystalline silicon conductors could be "dropped" down into the register transfer logic where the resulting sum-of-minterm transfer signals were needed, to avoid utilization of an excessive amount of chip surface area for routing such signals.

However, the method of arranging the relative positions of the horizontal metal sum-of-minterm lines 186 is different than in the above-referenced parent application. (Of course, the relative placement of the horizontal metal lines 186 determines the placement of all N- 20 channel MOSFETs connected to a particular horizontal line, and hence determines how far down into sum-ofminterm region 116B the vertical poly (polycrystalline silicon) lines 185 and the vertical diffused lines 182 extend.)

In view of the fact that the number of minterms (498) is nearly double that in the above-referenced parent application, and in view of the great amount of time that was required by me to use the approach described in the parent application to arrange the positions of the hori- 30 zontal metal lines so as to create "gaps" between diffused regions adequate for routing diffused or polycrystalline silicon register transfer signal lines more or less directly downward to the location in the register transfer section in which those lines were needed, I decided, 35 after much reflection, to take an entirely differently, almost opposite approach to that in the present application, partly just to get at least part of the layout done and in the hope that at that point a better solution would occur to me. I therefore brought the vertical diffused 40 lines 182 and the adjacent vertical polycrystalline silicon lines 185 which were to be included in those sumof-minterm signals comprised of the fewest number of minterms, for example, only one or two minterms, all the way down to the lowest horizontal metal lines 186. 45

For example, in FIG. 2, assume that horizontal metal conductors 186-1, 186-2, 186-3 and 186-4 are the sum-ofminterm conductors having the fewest N-channel MOSFETs (denoted by X's), i.e., minterms, connected 186-1, 186-2 and 186-3 each have only one or two minterms. Only one minterm actually is shown for each of these lines in FIG. 2, but assume that another located to the left or right of the section shown in FIG. 2 might also be connected. Sum-of-minterm metal conductor 55 186-4 has two minterms connected thereto, and possibly another to the right or left to the section shown in FIG. 2. I continued this pattern, working my way from the bottom horizontal sum-of-minterm conductor up, and each time I connected all the minterms, (only a few) to 60 the next highest horizontal sum-of-minterm conductor 186, I also brought downward a vertical diffused or polycrystalline silicon conductor such as 188 downward, using "cross-unders" of a different type where necessary, to the register transfer gates. The point at 65 which each of the vertical lines 188 was connected to the various sum-of-minterm horizontal metal sum-ofminterm lines 186 was located as directly as possible

above the point in the register section at which that transfer signal, i.e., the sum-of-minterm transfer signal, was needed. By the time I had done this operation all of the sum-of-minterm lines comprising less than about approximately four or five minterms, nearly 30% of the sum-of-minterm gate transfer signals had been routed to their proper destination, leaving only 77 to go, all of which, of course, included more than five or six minterms, and which would be much more difficult to route than the first group.

I then decided that the most difficult-to-route sum-ofminterm signals, i.e., those comprising the largest numbers of minterms, should be located at the top of the sum-of-minterm array, and that these metal lines should be generally routed around the right-hand side of the sum-of-minterm array, as indicated by reference numeral 189 in FIG. 2, and brought back to the right, as indicated by reference numeral 189A, to locations directly above where the particular sum-of-minterm transfer signals would be needed in the register section of the chip 100, using cross-unders as necessary. I thus began working my way from the top sum-of-minterm metal conductors 186 downward for the sum-of-minterm lines having large numbers of minterms, i.e., Nchannel MOSFETs, connected thereto. It was my hope that by positioning the horizontal metal sum-of-minterm conductors containing the fewest numbers of minterms at the bottom and those containing the greatest numbers of minterms at the top of the sum-of-minterm array, there would be enough gaps, i.e., regions with adequate spacing between diffused regions, in the intermediate region to allow fairly direct downward routing of diffused and/or polycrystalline silicon conductors from the sum-of-minterm conductors containing intermediate numbers of minterms, located more or less directly above where those intermediate sum-of-minterm transfer signals were required in the register section.

As this approach to layout of the sum-of-minterm region 116B progressed, my foregoing hunch turned out to be correct, and with much less effort than I thought might have been required, I was able to complete the layout of the sum-of-minterm region with much less expenditure of time, and with only approximately 40% less chip area than I thought would have been required if I had not hit upon this approach.

Note that in FIG. 2, reference arrows 190 simply designate continuations of the diffused or polycrystalline silicon sum-of-minterm transfer lines 188 more or thereto. More specifically, sum-of-minterm conductors 50 less directly downward into the register transfer sec-

> FIG. 2A schematically discloses the structure of both the minterm region 116A and the sum-of-minterm region 116B and also the minterm inverter drivers 116C described above with reference to FIGS. 2 and 3A, and further discloses the mode select decode circuitry 160. in which the M and X bits of the status register 117 are included in the decoding function performed by the sum-of-minterm decoding section 116B in order to produce the transfer signals CYL/CF (low order carry bit to carry flag), CYH/CF (high order carry bit to carry flag), DBIL/N (data bus low bit 7 to the N flag), DBIH/N (data bus high bit 7 to the N flag), and also the transfer signals "output latch low" to DBO and "output latch high to DBO", and also "special bus low to accumulator A" and "special bus high to accumulator B". and "zero detect of the low byte to the Z flag" and "zero detect low and high to the Z flag", "reset zero bit

Sum-of-Minterm

Number

Symbol

Description

of the timing generator", and "set timing generator bit

1".

Table 2 contains a list of all of the sum-of-minterm transfer signals for chip 100 and their functional descriptions in abbreviated language that one skilled in the 5 art familiar with the instruction set in Appendix A and the diagram of FIG. 4 will readily understand.

scriptions	in abbreviate	ed language that one skilled in the	5 -			bit 7 to N flag
		struction set in Appendix A and		36.	DBH/NEG	Transfer data bus high
the diagra		will readily understand.		37.	DBH/OLH	bit 7 to NEG latch Transfer data bus high
Sum-of-		TABLE 2	10	38.	DBH/V	to output latch high Transfer data bus high
Minterm Number	Symbol	Description	10	39.	DBI/ILH	bit 6 to V flag Transfer input data bus
1.	A/DBL	Transfer A accumulator to	•	40.	DBI/ILL	to input latch high Transfer input data bus
2.	A/SBL	data bus low Transfer A accumulator to	15	41.	DBI/T	to input latch low Transfer input data bus
3.	AB/AL	special bus low Transfer address bus to address latch	13	42.	DBL-AXL	to temporary register Transfer data bus low
4.	AB/PI	Transfer address bus to program incrementer		43.	DBL/AXL	compliment to ALU X input low Transfer data bus low
5.	ABH/AXH	Transfer address bus high to ALU X input high	20	44.	DBL/CF	to ALU X input low Transfer data bus low
6.	ABL/AXL	Transfer address bus low to ALU X input low	20	45.	DBL/DBH	bit 0 to carry flag Transfer data bus low
7.	ADD	Add decimal		75.	DDL, DD	to data bus high
8.	AL/AB	Transfer address latch to address bus		46.	DBL/DBR	Transfer data bus low to data bank register
9.	AUH/ABH	Transfer ALU high to address bus high	25	47.	DBL/N	Transfer data bus low bit 7 to N flag
10.	AUH/DBH	Transfer ALU high to data bus high		48.	DBL/NEG	Transfer data bus low bit 7 to NEG latch
11.	AUH/SBH	Transfer ALU high to special bus high		49.	DBL/OLL	Transfer data bus low to output latch low
12.	AUL/ABL	Transfer ALU low to address bus low	30	50.	DBL/P	Transfer data bus low to status register
13.	AUL/DBL	Transfer ALU low to data bus low		51.	DBL/PBR	Transfer data bus low to program bank register
14.	AUL/SBL	Transfer ALU low to special bus low		52.	DBL/V	Transfer data bus low bit 6 to V flag
15.	B/DBH	Transfer B accumulator to data bus high	35	53.	DBR/DBL	Transfer data bank register to data bus low
16.	B/SBH	Transfer B accumulator to special bus high		54.	DBR/DBO	Transfer data bank register to output data bus
17.	BRKCOPV	Execute BRK or COP instruction		55. 56.	DCE DH/ABH	Decimal carry enable Transfer direct register
18.	BRKE	Executing BRK in emulation mode	40	57.	DL/ABL	high to address bus high Transfer direct register
19.	BRNCHE	Executing branch instruction in emulation		58.	EOR	low to address bus low Execute EOR operation in
20.	CF/A7H	mode Transfer carry flag to		59.	GOTO6	ALU Force timing generator
21.	CF/A7L	ALU high bit 7 Transfer carry flag to	45	60.	GOTO7	to state 6 Force timing generator
22.	CF/CIL	ALU low bit 7 Transfer carry flag to		61.	GOTOZ	to state 7 Force timing generator to state 0
23.	CLRV	ALU low carry in Clear V flag		62.	HLDOLD	Hold previous address in address latches
24. 25.	COPV CYH-BKI	Force COP vector Transfer ALU carry	50	63.	ILH/ABH	Transfer input latch high to address bus high
26	СҮН/ВКІ	high compliment to bank incrementor input		64.	ILH/DBH	Transfer input latch high to data bus high
26.	CIH/BKI	Transfer ALU carry high to bank incrementor input		65.	ILL/ABL	Transfer input latch low to address bus low
27.	CYH/CF	Transfer ALU carry high to carry flag	55	66.	ILL/DBL	Transfer input latch low to data bus low
28.	CYL/CF	Transfer ALU carry low to carry flag		67.	IR5	Instruction register bit
29.	D/DB	Transfer direct register to data bus		68.	IR5/CF	Transfer instruction register bit 5 to carry
30.	DB/D	Transfer data bus to direct register	60	69.	IR5/D	flag Transfer instruction
31.	DB/PI	Transfer data bus to				register bit 5 to decimal flag
32.	DB/SB	Transfer data bus to special bus		70.	IR5/I	Transfer instruction register bit 5 to
33.	DBH-/AXH	Transfer data bus high compliment to ALU X	65	71.	LIR	interrupt mask flag Load instruction register
		input high	0,5	72.	ML	Enable memory lock output
34.	DBH/AXH	Transfer data bus high to ALU X input high		73.	NEG/AYH	Transfer NEG latch to ALU Y input high
35.	DBH/N	Transfer data bus high		74.	OI/CIH	Force 1 to ALU carry in

TABLE 2-continued

TΔ	ĦI	E	2-con	ıtin 114	ы

	1111	BLE 2-continued				BLE 2-continued
Sum-of- Minterm				Sum-of- Minterm		
Number	Symbol	Description		Number	Symbol	Description
75.	O1/CIL	high	<del></del>	118.	VPA	Enable valid program address
13.	Ol/CIL	Force 1 to ALU carry in low		119.	WAI	output Force wait operation
76.	OLH/DBO	Transfer output latch high		120.	WRITE	Enable write operation
		to output data bus		121.	X/AB	Transfer X register to
<i>7</i> 7.	OLL/DBO	Transfer output latch low	10			address bus
78.	OR	to output data bus		122.	X/SB	Transfer X register to
79.	P/DBL	Force OR operation in ALU Transfer processor status		123.	XCE	special bus  Exchange carry and emulation
	1,000	register to data bus low		125.	ACL	bits in status register
80.	PBR/DBL	Transfer program bank		124.	Y/SB	Transfer Y register to
	PPP (PPC	register to data bus low	15	4-4	<b>70 77</b> .	special bus
81.	PBR/DBO	Transfer program bank register to output data bus	13	125. 126.	Z0/ADL0 Z0/AYH	Force 0 on address bus bit 0
82.	PC/AB	Transfer program counter		120.	20/AII	Force zeros on ALU Y input high
		register to address bus		127.	Z0/AYL	Force zeros on ALU Y input
83.	PC/DB	Transfer program counter				low
84.	PI/AB	register to data bus Transfer program incrementor	20	128.	Z0/CIH	Force zero into ALU carry in
O-4.	11/70	to address bus	20	129.	Z0/DB	high Force zeros on data bus
85.	PI/DB	Transfer program incrementor		130.	Z0/DBO	Force zeros on output data
0.6	PICINI	to data bus				bus
86. 87.	PICIN R0	Increment program incrementor Reset timing generator		131.	ZL/Z	Transfer byte zero detect output to Z flag
67.	Ro	bit 0	25	132.	ZLH/Z	Transfer word zero detect
88.	R1	Reset timing generator	23			output to Z flag
00	Do.	bit 1				
89.	R2	Reset timing generator bit 2		In Tabl	e 2 the term	"data bus low" refers to the low
90.	RABORT1	Reset abort latch				data bus 141, and similarly the
91.	S/AB	Transfer stack register to	30			" refers to the high data byte
92.	S/SB	address bus	-	thereon.	The term "si	pecial bus low" refers to the low
74.	3/35	Transfer stack register to special bus		order byt	e on internal	special bus 114, and similarly for
93.	S0	Set timing generator bit 0				high". The same convention ap-
94.	S1	Set timing generator bit 1				dress bus high" and "address bus
95. 96.	S2 S3	Set timing generator bit 2	35			to internal address bus 103. The
97.	SB/AB	Set timing generator bit 3 Transfer special bus to	33			circuitry of the chip 100 includes
		address bus			_	er binary and decimal arithmetic
98.	SB/S	Transfer special bus to				ed in FIG. 1. Each such arithme-
99.	SB/X	stack register Transfer special bus to				ludes an X input and a Y input
,,,	02/11	X register	40			various of the minterm descrip-
100.	SB/Y	Transfer special bus to				"input data bus" referred to in
101.	SBH/AYH	Y register				
101.	SBIDAIN	Transfer special bus high to ALU Y input high				us going from the data bus/bank
102.	SBH/B			address by	uffer 105 to t	us going from the data bus/bank he sixteen bit data latch 106. The
102		Transfer special bus high				he sixteen bit data latch 106. The
	CD T ()	Transfer special bus high to B accumulator	45	"output d	ata bus" refe	he sixteen bit data latch 106. The erred to in Table 2 refers to the
103.	SBL/A	Transfer special bus high to B accumulator Transfer special bus low	45	"output deight bit b	ata bus" references	he sixteen bit data latch 106. The erred to in Table 2 refers to the n program bank register 155, data
104.	SBL/A SBL/AYL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator	45	"output d eight bit b bank regi	lata bus" refeats going from ster 156 and	he sixteen bit data latch 106. The erred to in Table 2 refers to the
104.	SBL/AYL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low	45	"output deight bit bank regibus/bank	ata bus" refeats going from ster 156 and address buff	he sixteen bit data latch 106. The erred to in Table 2 refers to the n program bank register 155, data I data latch circuit 106 to data
104. 105.	SBL/AYL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal		"output deight bit b bank regi bus/bank Next, in bit microp	ata bus" reforms going from ster 156 and address buffinportant new processor chi	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in
104.	SBL/AYL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation		"output deight bit be bank regibus/bank Next, in bit microsthe microsthe control of the microsthe microsth	ata bus" reforms going from ster 156 and address buffinportant new processor chi processor de	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in escribed in the above-referenced
104. 105.	SBL/AYL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal	50	"output deight bit be bank regis bus/bank Next, in bit microparent ap	ata bus" refous going from ster 156 and address buff apportant new processor chi processor de oplication ar	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in escribed in the above-referenced edescribed with reference to
104. 105. 106 107.	SBL/AYL SDD SR SR8/A7L	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7	50	"output deight bit bank regibus/bank Next, in bit microparent ap FIGS. 13	ata bus" reference going from ster 156 and address buffin portant new processor chipprocessor deplication arthrough 19,	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105. If functional sections in the sixteen in 100 which are not included in escribed in the above-referenced edescribed with reference to including the emulation bit cir-
104. 105. 106 107.	SBL/AYL SDD SR SR8/A7L STP	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock	50	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the	lata bus" reference going from ster 156 and address buffin portant new processor despication are through 19, a abort circumstant and a steril circ	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105. If functional sections in the sixteen in 100 which are not included in escribed in the above-referenced edescribed with reference to including the emulation bit circuitry, the valid program address
104. 105. 106 107.	SBL/AYL SDD SR SR8/A7L	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU	50	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry,	lata bus" reference going from ster 156 and address buffin portant new processor chipprocessor deplication are through 19, a abort circuithe valid processor the valid processor deplication are through 19, a abort circuithe valid processor deplication are through 19, a abort circuithe valid processor deplication are through 19, a abort circuithe valid processor deplication are through 19, a abort circuithe valid processor deplication are through 19, a abort circuit the valid processor deplication are through 19, a abort circuit t	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in scribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid
104. 105. 106 107. 108. 109.	SBL/AYL SDD SR SR8/A7L STP SUM	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during	50	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr	lata bus" reference ster 156 and address buffin portant new processor chipprocessor deplication are through 19, a abort circuitry ess circuitry	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in the above-referenced er described in the above-referenced er described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, im-
104. 105. 106 107. 108. 109.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time	50	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr provemen	lata bus" reference ster 156 and address buffin portant new processor chipprocessor deplication are through 19, a abort circuitry ess circuitry	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen in 100 which are not included in scribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid
104. 105. 106 107. 108. 109.	SBL/AYL SDD SR SR8/A7L STP SUM	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register	50	"output deight bit b bank regibus/bank Next, in bit microp the microp parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry.	lata bus" reference soing from ster 156 and address buff in portant new processor chiprocessor deplication are through 19, e abort circuit the valid process circuitry ts to the read	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In functional sections in the sixteen program bank register 106 to data er circuitry 105.  In the sixteen program sections in the sixteen program and the above-referenced er described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output
104. 105. 106 107. 108. 109. 110.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time	50 55	"output deight bit b bank regibus/bank Next, in bit microp the microp parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry. Referrin	lata bus" reference so the processor chiprocessor chiprocessor chiprocessor deplication are through 19, e abort circuit the valid process circuitry ts to the reacting now to I	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In 100 which are not included in escribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161
104. 105. 106 107. 108. 109. 110.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to	50	"output deight bit b bank regi bus/bank Next, in bit micror the micro parent ap FIGS. 13 cuitry, the circuitry, the circuitry, the circuitry, the circuitry, Referring designates	ata bus" reference solves going from ster 156 and address buff and address buff approximation and through 19, a abort circuit the valid process circuitry to the reacting now to I at the emulation of the stee and the circuitry to the reacting now to I at the emulation of the stee and the steet and the stee and the stee and the stee and the stee and the st	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In 100 which are not included in escribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address igram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161 on bit output logic indicated in
104. 105. 106 107. 108. 109. 110. 111.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag	50 55	"output deight bit b bank regi bus/bank Next, in bit micror the micro parent ap FIGS. 13 cuitry, the circuitry, the circuitry, data addr provemen circuitry. Referring designates FIG. 1. To	lata bus" reference so the processor chiprocessor chiprocessor chiprocessor deplication are through 19, e abort circuitry ts to the reaching now to Its the emulation in the signal Equipment 19, and the emulation of the signal Equipment 19, and the emulation of the signal Equipment 19, and the signal Equip	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In 100 which are not included in escribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address igram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161 on bit output logic indicated in the trip is an output signal that simply
104. 105. 106 107. 108. 109. 110. 111.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to	50 55 60	"output deight bit b bank regi bus/bank Next, in bit micror the micro parent ap FIGS. 13 cuitry, the circuitry, the circuitry, that address referring designates FIG. 1. Tindicates with the signature of the circuitry.	lata bus" reference so going from ster 156 and address buff and address buff apportant new processor despication are through 19, a abort circuitry the valid protess circuitry to the reaching now to It is the emulation the signal Eowhether mice	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In 100 which are not included in escribed in the above-referenced edescribed with reference to including the emulation bit circuitry, the valid program address igram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161 on bit output logic indicated in the total output logic
104. 105. 106 107. 108. 109. 110. 111. 112. 113.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag Transfer test word to zero flag Transfer vector to address	50 55 60	"output deight bit b bank regi bus/bank Next, in bit micror the micro parent ap FIGS. 13 cuitry, the circuitry, the circuitry, data address referring designates FIG. 1. Tindicates we mulating	lata bus" reference so going from ster 156 and address buff and address buff apportant new processor desplication are through 19, a abort circuit the valid process circuitry to the reaching now to It is the emulation the signal Eowhether microthe 6502 m	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  In 100 which are not included in escribed in the above-referenced ee described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output of 100 is presently in a output signal that simply to the correspondence of the program of the training that simply to the program of
104. 105. 106 107. 108. 109. 110. 111. 112. 113.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z TSTLH/Z V/ADL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag Transfer test word to zero flag Transfer vector to address bus low	50 55 60	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry. Referring designates FIG. 1. Tindicates we mulating circuitry.	lata bus" reference soing from ster 156 and address buff and address buff apportant new processor chipprocessor desplication are through 19, a abort circuit the valid process circuitry ts to the reaching now to It is the emulation the signal E <sub>O</sub> , whether microthe 6502 m such as a misual step of the microthe and the signal E <sub>O</sub> whether microthe 6502 m such as a misual step of the microthe signal E <sub>O</sub> and the signal E <sub>O</sub> an	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen p 100 which are not included in secribed in the above-referenced edescribed with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161 on bit output logic indicated in the interval of
104. 105. 106 107. 108. 109. 110. 111. 112. 113.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z TSTLH/Z	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag Transfer test word to zero flag Transfer vector to address	50 55 60	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry. Referring designates FIG. 1. Tindicates we mulating circuitry readily de	lata bus" reference soing from ster 156 and address buff and address buff apportant new processor chipprocessor desplication are through 19, a abort circuit the valid process circuitry ts to the reaching now to It is the emulation the signal E <sub>O</sub> , whether microthe 6502 m such as a metermine how	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen p 100 which are not included in secribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output on bit output logic indicated in the original program of the total program address or chip 100 is presently icroprocessor, enabling external emory controller or the like to memory should be accessed. As
104. 105. 106 107. 108. 109. 110. 111. 112. 113. 114.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z TSTLH/Z V/ADL	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag Transfer test word to zero flag Transfer vector to address bus low Enable valid data address output Transfer ALU overflow high	50 55 60	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry. Referring designates FIG. 1. Tindicates we mulating circuitry seadily de in FIG. 1	lata bus" reference in such as a mitermine how, reference in such as a	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen p 100 which are not included in secribed in the above-referenced edescribed with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output FIG. 13, reference numeral 161 on bit output logic indicated in the interpretation of the like to memory should be accessed. As numeral 155 designates the pro-
104. 105. 106 107. 108. 109. 110. 111. 112. 113. 114. 115.	SBL/AYL SDD SR SR8/A7L STP SUM T/DBO/1 T/DBO/2 TSTL/Z TSTLH/Z V/ADL VDA	Transfer special bus high to B accumulator Transfer special bus low to A accumulator Transfer special bus low to ALU Y input low Substract decimal Force shift right operation in ALU Transfer ALU bit 8 to ALU bit 7 Stop the clock Force sum operation in ALU Transfer temporary register to output data bus during phase 2 low time Transfer temporary register to output data bus during phase 2 high time Transfer test low byte to zero flag Transfer test word to zero flag Transfer vector to address bus low Enable valid data address output	50 55 60	"output deight bit b bank regi bus/bank Next, in bit microp the micro parent ap FIGS. 13 cuitry, the circuitry, data addr provemen circuitry. designates FIG. 1. Tindicates we mulating circuitry seadily de in FIG. 1 gram statu	lata bus" reference respectively.	the sixteen bit data latch 106. The erred to in Table 2 refers to the program bank register 155, data data latch circuit 106 to data er circuitry 105.  If functional sections in the sixteen p 100 which are not included in secribed in the above-referenced e described with reference to including the emulation bit circuitry, the valid program address gram address circuitry, the valid, the vector pull circuitry, imply circuitry, and the M/X output on bit output logic indicated in the original program of the total program address or chip 100 is presently icroprocessor, enabling external emory controller or the like to memory should be accessed. As

24

tively. These bits are all connected to a conductor 170 that in turn is connected to an E bit 178A of instruction register 178 (FIGS. 1 and 4) which generates the E and E\* lines that extend through the N-channel minterm decode circuitry 116A. Conductor 170 is also con- 5 nected to X register 112, Y register 113, low order stack register 111A, high order stack register 111B, and to the input of the emulation output circuitry 161. The function of the emulation signal on conductor 170, if E is a "one", i.e., if the chip is emulating a 6502 microproces- 10 sor, is to produce a "one" on conductor 170 that causes EOUT to be a logical "one", forces a logical "one" into the X and M bits 155X and 155M, respectively, of the status register 155, an in effect only allows transfers out of the low order bytes of registers 112 113, 111A, and 15 111B, and causes certain minterm decoding operations in circuitry 116A which are particular to the emulation mode of operation of chip 100. More particularly, if the E bit is a "one", this causes "zeros" to be forced into the high byte of each of registers 112 and 113 and forces a 20 hexadecimal zero one into high order stack byte 111B.

The blocks 191 and emulation output logic 161 simply designate metal options on the metal layer of FIG. 12 which disconnect inverter 192 if chip 100 is packaged in the package of FIG. 20B (which is pin compati- 25 ble with the 6502 microprocessor) and cause pin 35 of the package to be disconnected, as indicated by "N/C" in FIG. 20B.

Referring next to FIG. 14, the abort logic 167 of FIG. 1 is shown in detail. The ABORT signal is an input 30 signal that is generated in response to external circuitry that detects an abort condition, for example an incorrect address on the address lines 101 (FIG. 4). The abort input conductor 193 is connected to a string of three inverters 194 and a clocked latch circuit 195 which can 35 be reset by either the reset signal on pin 40 (FIG. 20A) or an internal circuitry RABORT (reset abort) signal which is generated when execution of an abort subroutine is completed.

The P-channel MOSFET designated by reference 40 numeral 196 is a typical "pull up" resistance that maintains conductor 193 at a high level unless the negativegoing ABORT signal is applied thereto. Clock latch 195 is clocked by a signal \$\phi21\$, an internal clock signal derived from the clock generator circuitry 156 in FIGS. 1 45 and 4 that gates or synchronizes all input gate transfers in the chip 100. Other internally generated clock signals referred to in FIGS. 14-19 include φ20, which synchronizes all transfers from outputs of latches in the chip fer clock signal which generally performs the function of internal transfer timing for registers. \$\phi40\$ is a slightly delayed version of  $\phi 4$  which is required to precharge the instruction decode logic.

plied to a latch circuit 197 to generate a signal (ABORT. \$\phi1^\*) which causes abort vector-generating circuitry 198 (which can be readily implemented by those skilled in the art) to force a vector address on address bus 101 (FIG. 4) representing the location of an 60 abort subroutine that must be executed next. ( $\phi 1$  is simply an alternate way of describing  $\phi 2$  low time.)

The signal on conductor 199 is clocked into circuitry by the clock signal  $\phi$ 21. Herein, the symbols such as 200 designate CMOS transfer gates, which are well-known 65 to those skilled in the art and simply constitute a Pchannel MOSFET and an N-channel MOSFET having common sources and common drains. The small circle

201 on each CMOS transfer gate designates the gate electrode of the P-channel MOSFET. The opposite input designates the gate electrode of the N-channel MOSFET.

The (ABORT)\* signal on conductor 199 is clocked into latch circuitry 202 by a pair of CMOS transfer gates of the type described above in response to a signal LIR (load instruction register) and is further synchronized from the output of the latch 202 into another latch 203 by another pair of CMOS transfer gates and in synchronization with the signal  $\phi 4$ . The output of the latch 203 is the (ABORT)\* signal on conductor 169, which is routed to registers 107, 112, 113, 111A, 111B, 109A. 109B, 160, 117, 155, and 156 as previously described to prevent any transfers of data into those registers until the abort subroutine has been executed and the reset abort (RABORT) signal has been generated.

Referring next to FIG. 15, the valid program address (VPA) circuitry 157A shown in FIG. 1 produces a signal VPA as an output on conductor 204, which is wire bonded to lead 7 of the package shown in FIG. 20A. A sum-of-minterm transfer signal produced in sum-of-minterm decoding circuitry 116B (FIGS. 1 and 2) produces a signal that is synchronized with the clock signal  $\phi 40$  and is gated by a "hold program incrementer" signal (HLDPI)\*, latched by  $\phi 4$  and ultimately produced on conductor 204 when the present address being output on address bus 101 (FIG. 4) is a program address, i.e., an address of a location in a slow memory, such as a read-only memory or a disc. The valid progam address signal on conductor 204 can also caused to be a "zero" in response to the (HLDPI)\* or forced break (FRCBRKL) forced break condition due to a hardware interrupt.

The two metal options designated by reference numeral 205 disable the VPA output on conductor 204, if the chip 100 is packaged in the pin compatible 6502 package of FIG. 20B.

Referring now to FIG. 16, the valid data address (VDA) circuitry 164 of FIG. 1 is shown in detail. The VDA signal is produced on conductor 206. It is generated as a result of a sum-of-minterm transfer signal (VDA)\* produced on conductor 207 by sum-of-minterm decoding circuitry 116B (FIGS. 1, 2, and 4). After being latched by the clock signal o4 and ANDed with the reset signal, and further latched in synchronization with the signal \$\phi 20\$ and inverted, the VDA signal is produced on conductor 206. The circuitry 208 in FIG. 16 shows how the signal  $\phi$ 20 is derived from  $\phi$ 21 when 100, φ20, a delayed replica of φ2. φ4 is an internal trans- 50 the ready (RDY)\* signal produced in block 166 FIG. 1 and FIG. 4 is latched to a low level. This circuit is similar to the VPA circuit of FIG. 16, except that the VDA signal is at a logical "one" when the address presently being produced on address bus 101 is the The output of clocked latch 195 is inverted and ap- 55 location of data (rather than program instructions) stored in a fast memory, and enables an external circuit such as a memory controller to generate a high speed clock that is suitable for accessing a fast RAM. This is more convenient than use of the valid memory address (VMA) produced by some other microprocessors, which do not distinguish between slow program memory and high speed data memory.

Referring now to FIG. 17, the vector pull circuitry of block 165 of FIG. 1 is shown. This circuit produces a logical "zero" on conductor 209 during the two cycles when a vector address is being output on address bus 101. This enables a system using the microprocessor 100 to conveniently modify and/or prioritize interrupt rou25

tines, rather than using an entire separate interrupt priority allocation circuit. Whenever an interrupt or abort operation occurs, any vector interrupt system, including the one in chip 100, causes vector transfer signals 210 to be applied to vector control circuitry such as 211 that forces a particular vector address into the address 121 and 120 of FIG. 4. Those skilled in the art can easily provide input devices which, when enabled by the vector transfer signals 210, force logical "ones" and/or address buffers 120 and 121 to load the appropriate vector address therein. Vector control circuitry 211 simply generates a vector pull (VP) signal on conductor 212 whenever this happens. This signal is synchronized with the clock φ20 and latched into a latch 165A, in- 15 verted, and produced on conductor 209

Referring now to FIG. 18, new circuitry 166 is shown which produces the signal RDY as a low output level on conductor 213 in response to a wait (WAIT) command applied to one of the inputs of NAND gate 20 214. This signal is buffered by two cascaded inverters and is applied to an N-channel MOS transistor 215, the drain of which is connected to conductor 213. The IRQ and NMI signals are conventional, but the wait instruc-RDY signal low. This provides an advantage of a simple implementation of the wait for interrupt function. The RDY signal on conductor 213 can also be an input which is loaded into latch circuitry 215 in synchronization with the \$\phi 2I\$ signal, except during a write operation 30 when the chip 100 is emulating a 6502 microprocessor to produce the (RDYL)\* signal mentioned above.

The occurrence of either an IRQ or NMI signal disables the wait instruction, allowing conductor 213 to return to its normal high state.

Referring next to FIG. 19, the new M/X output logic circuitry II7A of FIG. 1 is shown. This circuitry simply provides a multiplexed output signal M/X on conductor 216 that, during \$\phi\$1 high time indicates the value of the M bit in status register 117 and during \$\phi\$1 low time 40 indicates the value of the X bit in status register 117. This Signal may be useful to external circuitry, such as a memory controller, enabling it to anticipate the operation about to be performed by the incoming op code. The X and M outputs of status register 117 are synchro- 45 nized by the clock and applied directly, after appropriate inversion and buffering, to conductor 216. The X and M outputs of status register 17 are also transferred in response to an LIR (load instruction register) command into two instruction register latches 217 and 218 50 to produce the signals and complements routed into the minterm decoding circuitry 116A and also to mode select decode circuitry 160.

In accordance with the present invention, the sixteen bit microprocessor chip 100 executes eight bit op codes, 55 rather than sixteen bit op codes. Most prior sixteen bit microprocessors execute sixteen bit op codes. The eight bit op codes include, as a subset, all of the eight bit op codes of the prior 6502 microprocessor. This enables the sixteen bit microprocessor chip 100 to execute soft- 60 ware written for the eight bit 6502 microprocessor. The M bit, the X bit and the E bit can be thought of as "op code extensions" which extend the eight bit op code to effectuate execution of a larger number of instructions having eight bit op codes in either an eight bit or a 65 sixteen bit mode, i.e., wherein the internal data words are eight bits wide or sixteen bits wide, respectively. The way in which this is done can be illustrated with an

example of how an LDA (load accumulator) instruction is executed. The op code table on page 10 of Appendix A, which lists all of the hexadecimal op codes for all of the instructions of the hexadecimal op codes for all of the codes for the LDA instruction is A5. For the initial part of this example, assume that M is a "one", indicating that sixteen bit operation is desired. The eight bit op code A5 is loaded into the instruction register, along with E, M and X and these are decoded in minterm "zeros" into the inputs of the appropriate bits of the 10 decoding read-only memory 166A to produce minterm signals which are inverted by minterm inverters 116C. Further decoding then is done on the inverted minterm signals by the sum-of-minterm read-only memory 116B to produce appropiate sum-of-minterm signals. The "one" level of the M bit is then used in the mode select decode circuitry 160 to "select" the appropriate sum of minterm signal as a transfer signal for causing the highest order bit (i.e., of the low order byte on the internal data bus 141 (FIG. 4) to be loaded into the N bit of status register 117, since for eight bit operation, the highest order bit on an eight bit data bus would be loaded into the N (negative) bit of the status register for certain instructions.

However, if the M bit is a "zero" instead of a "one". tion (WAIT) described in Appendix A simply pulls the 25 indicating that sixteen bit operation is desired, the operation is similar in that the same op code A5 for the LDA instruction is located into the instruction register and is decoded, with E, M, and X, in the minterm decoding read-only memory 116 A and sum-of minterm decoding circuitry 116B, but this time the complement of the M bit, i.e., M\*, is used to t ransfer the highest order bit of the upper byte of the internal data bus 141, i.e., bit 15, into the N bit of the status register 117, since for sixteen bit operation this is the bit that must be loaded into the 35 N (negative) bit of the status register for the same instructions to indicate whether the number on the data bus is a positive number or a negative number.

The above-described sixteen bit microprocessor chip 100 provides a number of advantages that are expected to result in a "breakthrough" in microprocessor chip design by providing very high speed sixteen bit internal operation with a number of new features that greatly simplify the design of low cost computerized systems and allow the sixteen bit microprocessor to easily execute software that has been previously written for the eight bit 6502 microprocessor, and even allows the sixteen bit microprocessor chip to emulate the prior 6502 microprocessor, and achieves this result in a high speed, low power CMOS chip that require less than half as much chip area as prior sixteen bit microprocessors which utilize the generally more area consuming NMOS (N channel MOS) manufacturing technology. The sixteen bit microprocessor chip 100 provides three convenient ways of stopping the clock, by executing a wait instruction, by pulling the "RDY" input to a low level, or executing a "stop the clock" instruction referred to in Appendix A. The provision of simple output circuitry that produces the VPA (valid program address) and VMA (valid memory address) signals allows very convenient use of these signals to determine memory clock speeds in accordance with whether data addresses or program addresses are presently being output, and hence whether high speed data or scratch memory is required or low speed program memory is being addressed. The prior approach would have required execution of a subroutine to produce data indicative of the type of memory being addressed, and decoding of that data by means of external circuitry in order

to produce the external signals necessary to accomplish the same result. The vector pull (VP) signal can in some cases simplify vector prioritizing schemes. The abort circuitry allows retention of all data stored in registers accessable by the programmer to be retained, so that at 5 the end of an abort operation, it is not necessary to go all the way back to the beginning of a subroutine in order to complete execution of the subroutine.

While the invention has been described with reference to a particular embodiment thereof, those skilled in 10 the above described microprocessor chip 100. the art will be able to make various modifications to the

described embodiment of the invention without departing from the true spirit scope thereof. It is intended that operating steps and structural features which are equivalent to those in the described embodiment in that they perform substantially the same work in substantially the same way to achieve substantially the same results are within the scope of the invention. For example, a 32 bit microprocessor may be designed according to the same principles, and could execute the same 8 bit op codes as the above described microprocessor chin 100

Appendix

# **W65SC816**

## OXI-CMOS W65SC8XX and W65SC9XX 16-Bit Microprocessor Family

- Advanced CMOS design for low power consumption and Increased noise immunity
  Single -5V power supply
- Emulation mode allows complete hardware and software compatibility with NMOS 6502 code
- 24-bit address bus allows access to 16 MBytes of memory space
- Full 16-bit ALU Accumulator Stack Pointer, and Index Registers
- Valid Data Address (VDA) and Valid Program Address (VPA) output allows dual cache and cycle steal DMA implementation
- Vector Pull (VP) output indicates when interrupt vectors are being
- addressed May be used to implement vectored interrupt design
   Abort (ABORT) input and associated vector supports interrupting any instruction without modifying memory or registers
- Separate program and data bank registers allow program segmentation
- New Direct Register allows "zero page" addressing anywhere in first 64K bytes
- 24 audressing modes—13 original 6502 modes, plus 11 new addressing modes
- New Wait for Interrupt (WAI) and Stop the Clock (STP) instructions further reduce power consumption, decrease interrupt latency and allows synchronization with external events
- New Co-Processor instruction (COP) with associated vector supports co-processor configurations, i.e. floating point processors New block move ability

#### **General Description**

WDC's W65SC802 and W65SC816 are OXI-CMOS 16-bit microprocessors featuring total software compatibility with their 8-bit NMOS and CMOS 6500-series predecessors. The W65SC802 is pinto-pin compatible with 8-bit devices currently available, while the W65SC816 extends addressing to a full 16 megabytes. These devices offer the many advantages of WDC's OXI-CMOS technology, including increased noise immunity, higher reliability, and greatly reduced power requirements. A software switch determines whether the processor is in the 8-bit "emulation" mode, or in the full 16-bit mode, thus allowing existing systems to use the expanded features

As shown in the processor programming model, the Accumulator, ALU, X and Y Index registers, and Stack Pointer register have all been extended to 16 bits. A new 16-bit Direct Page register augments the Direct Page addressing mode (formerly Zero Page addressing). Separate Program Bank and Data Bank registers allow 24-bit memory addressing

Four new signals provide the system designer with many options. The  $\overrightarrow{ABORT}$  input can interrupt the currently executing instruction without modifying internal registers. Valid Data Address (VDA) and Valid Program Address (VPA) outputs facilitate dual cache memory by indicating whether a data segment or program segment is accessed Modifying a vector is made easy by monitoring the Vector Pull (VP) output

#### W65SC816 Processor Programming Model Pin Configuration BBITS -8 BITS BRITS Data Bank Reg X Register He (X) X Register Low (DBR) Data Bank Reg 40 RES 39 VDA 38 MVX 37 02 (IN) 36 BE 35 E VP C Y Register Hi (YH) Y Register Low (YL) V98 🖂 RDY C ABORT 3 o1 (OUT) [ Stack Register Hi(S) Stack Reg (SL) 00 ROL ROC 5 NC C 6 35 E 7 34 R/W 8 33 DO/BA0 9 32 D1/BA1 10 31 D2/BA2 11W55SC81630 D3/BA3 12 29 D4/BA4 13 28 D5/BA5 14 27 D6/BA6 15 26 D7/BA7 16 25 A15 17 24 A16 18 23 A13 19 22 A12 Accumulator (Ċ) SYNC = V00 [ Program (PCH) Counter (PCL) (PC) AOC A0 [ A1 C Direct Reg (D) Oirect Reg Low (OL) A2 🗀 00 (OH) A3 C 12 A3 🖂 12 A4 | 13 A5 | 14 A6 | 15 A4 ( Status Register Coding A5 🗔 AS I STATUS REG A7 C A7 -16 (P) ►EMULATION 1 = 6502 Ε AS [ AS C 17 M X D Z Z C ASC A9 - 18 LCARRY A10 C **▲10** □ 119 1 = TRUE □ Vsa □ Vss A11 [ 120 21 - ZERO 1 = RESULT ZERO IRQ DISABLE 1 = DISABLE DECIMAL MODE 1 = TRUE INDEX REG SELECT 1 = 8 BIT,0 = 16 BIT 1 = 8 BIT 0 = 16 BIT MEMORY SELECT OVER FLOW 1 - TRUE NEGATIVE 1 = NEGATIVE

THEWESTERN DESIGN CENTER. INC

ex on Engineer, William D. Menson, p

### Advance Information Data Sheet:

This is advanced information and specifications are subject to change without notice.

Absolute Maximum Ratings: (Note

Rating	Symbol	Value
Supply Voltage	Voo	-0.3V to +7.0V
Input Voitage	VIN	-0.3V to Vpp +0.3V
Operating Temperature	TA	-40°C to +85°C
Storage Temperature	Ts	-55°C to +150°C

This device contains input protection against damage due to high static voltages or electric fields, however, precautions should be taken to avoid application of voltages higher than the maximum

#### Notes:

Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.


DC Characteristics: VDD = 5.0V ± 10%, Vss = 0V, TA = -40°C to +85°C

Parameter	Symbol	Min	Тур	Max	Unit
Input High Voltage					-
<b>Φ</b> 0(IN)	ViH	Vss + 2.4	_	VDD + 0 3	٧
φ2(IN), CLK(IN)		Voo - 0.2	_	VDD - 03	٧
RES, NMI, RDY, IAQ, Data, SO, DBE, BE, ABORT		Vss + 2.0	_	Voo + 0.3	V
Input Low Voltage				1	
φ0(IN)	VIL	Vss - 0.3	_	Vss + 0.4	٧
φ2(IN), CLK(IN)	!	Vss - 0.3	_	Vss + 0.2	٧
RES, NMI, RDY, IRQ, Data, SO, DBE, BE, ABORT		Vss - 0.3	-	Vss + 0.8	٧
input Leakage Current (Vin = 0 to 5.25V, Voo = 5.25V)					
RES, NMI, RDY, IRQ, SO, DBE, BE, ABORT (Internal Pull-Up)	lin	-100	_	10	μA
φ2(IN), φ0(IN), CLK(IN)		-1	_	10	μA
Address, Data, R/W (Off State)		-10	_	10.0	μΑ
Output High Voltage (IoH = -100 μA, Vbb = 4 75V)	Voн				
SYNC, Data, A0-A15, R/W, ML, BKO, VP, VDA, VPA		Vss = 2.4	-		٧
Output Low Voltage (Iou = 1.6 mA, Vop = 4.75V)	Vol			T	
SYNC, Data, A0-A15, R/W, ML, BKO, VP, VDP, VPA			_	Vss + 0 4	٧
Supply Current 1 = 1 MHz	ICC	_	_	5	mA
1 = 2 MHz		;		. 10	mA
1 = 3 MHz		i		15	mA
f = 4 MHz	<u>i                                     </u>			20	mA
Capacitance (Vin = 0, TA = 25° C, ! = 1 MHz)	i				
Logic, σ0(IN), CLK(IN)	CIN	-	_	10	pF
A0-A15, R/W, Data (Off State)	CTS .	-	-	15	ρF
φ2(IN)	C2(IN)	-		30	рF

AC Characteristics, W65SC816 (Simplified): Voo = 5.0V ± 10%, Vss = 0V. TA = -40°C to +85°C

		21	AHZ	4.1	<b>dHz</b>	8 1	AHZ	10	MHz	1
Paramatar	Symbol	Min	Max	Min	Max	Min	Mex	Min	Max	Unit
Cycle Time	tcvc	500	DC.	150	DC.	125	DC.	100	DC.	; nS
Clock Pulse Width Low	(PW(aZL)	240	1mS*	115	1mS*	58	1mS*	46	1mS*	ns
Clock Pulse Width High	tPW(#2H)	240	DC.	115	DC.	58	DC.	46	DC.	nS
Fall Time, Rise Time	tF, tA		25	_	15	_	4.5		4.0	nS
Address Hold Time	1AH	10	_	10		5.0		40		ns
Address Setup Time	tADS	T -	140	_	90	_	35	_	28	ns
Access Time	tacc	310		110		65	_	60		nS.
Read Data Hold Time	tone	10	-	10	-	5.0	_	40		nS
Read Data Setup Time	tosa	50	_	50	_	15		12	_	nS
Write Data Delay Time	IMOS	_	100	-	70	-	35	_	28	nS
Write Data Hold Time	tonw	10	_	10		5.0	_	5.0	_	nS
SO Setup Time	tso	50	_	25	_	25	_	20	_	n\$
Processor Control Setup Time	tPCS	200	_	120		50		40	_	nS
M/X Output Setup	txM	50	_	50		15	_	12		nS
M/X Output Holding Time	txMH	10	_	10	_	5.0	_	4.0	_	nS

### Simplified Timing Diagram, W65SC816




- NOTES:
- 1. tacc = tcyc -(tabs + tosa)
- 2. It and it (for all input and output) measured from 0.4V to 2.4V
  3. All times are measured from 1.5V level

AC Characteristics, W65SC816, W65SC802 (W65SC02 Compatible): Vop = 5 0V ± 10%. Vss = 0V, TA = -40° C to +85° C

		1 A	AHz	2 8	AHz	3 N	AHZ	4.6	AHz	
Parameter	Symbol	Min	Max	Min	Mex	Min	Max	Min	Max	Unii
Delay Time, $\phi 0$ (IN) to $\phi 2$ (OUT)	tDø0		100	-	100		100		100	nS
Delay Time, \$2 (IN) to \$2 (OUT)	tDø2	· -	75	_	75		75		75	nS
Delay Time, \$1 (OUT) to \$2 (OUT)	tOø1		50	_	50	-	50		50	nS
Cycle Time	toyc	10	DC	0.50	DC	0 33	DC	0 25	DC -	S
Clock Pulse Width Low	tPW 102L	470		240		160		115		nS
Clock Pulse Width High	1PW 102H)	470	-	240		160		115		nS
Fall Time, Rise Time	tr ta		25		25	_	15		15	nS
Address Hold Time	†AH	10		10		10		10		nS
Address Setup Time	taos	225		140		110		90		nS
Access Time	tacc	650		310	-	170		110		nS
Read Data Hold Time	toha	10	-	10		10		10		nS
Read Data Setup Time	tosa	100		50		50		50		nS
Write Data Delay Time	tMDS		175		100		75		70	nS
Write Data Hold Time	tonw	10		10		10		10		nS
SO Setup Time	tso	100		50		35		25		nS
Processor Control Setup Time	tecs	. 200	_	200		150		120		nS

## AC Characteristics, W65SC902 (W65SC102 Compatible): VDD = 5 0V : 10% VSS = 0V TA = -40°C to +85°C

		1.8	AHZ	2 1	4Hz	3 A	AHz	4 A	1Hz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Delay Time, CLK (IN) to 62 (OUT)	tocik	-	100		100		100	_	100	nS
Delay Time OSC (OUT) to 62 (OUT)	toosc		75	_	75		75		75	nS
Cycle Time	tovo	10	DC	0 50	DC	0.33	DC	0 25	DC	"S
Clock Pulse Width Low	tPW 102L	470		240		160		115		nS
Clock Pulse Width High	IPA io2Hi	470		240		160		115		nS
Fail Time Rise Time	te te		25		25		15		15	nS
Delay Time, ø2 (OUT) to ø4 (DUT)	tavs		250		125		83		63	nS
Address Valid to ø4 (OUT)	tac4	50		25	_	16		12		าร
Address Hold Time	tan	10		10		10		10		nS
Access Time	IACC	695		340		220		170		nS
Read Data Hold Time	1DHR	10	_	10		10		10		nS
Read Data Setup Time	tosa	80		40		30		20		nS
Write Data Hold Time	tonw	10	_	10		10		10		nS
Write Data Delay Time	10004		200		110		70		30	nS
SO Setup Time	tso	100	_	50	_	35		25		nS
Processor Control Setup Time	tecs	100		50		35		25		nS



Notes Load = 100 pF

RDY, RES

Voltage levels shown are VL < 0.4 V, VH > 2.4 V, unless otherwise specified.
 Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.

### Table 1. W65SC816 Compatibility Issues

- E = Emulation Bit which defines 6502 emulation mode
   XCE instruction exchanges carry bit C and emulation bit E

		W65SC816	W65SC02	NMOS 6502
1	S (Stack)	Always page 1 (E = 1) 16 bils when (E = 0)	Always page 1	Always page 1
2	X (X Index Register)	Indexed page zero always in page 0 (E = 1). Cross page (E = 0)	Always page 0	Always page 0
3	Y (Y Index Register)	Indexed page zero always in page 0 (E = 1). Cross page (E = 0)	Always page 0	Always page 0
4	A (Accumulator)	Same	Same	Same
5	P (Flag Registor)	N. V and Z flags valid in decimal mode (D not modified after reset or Interrupt E = 1) (D = 0 after Interrupt E = 0)	N. V. and Z flags valid in decimal mode D = 0 after reset and interrupt	N. V, and Z flags invalid in decimal mode D = unknown after reset D not modified after Interrupt
6	Timing  A ABS, X ASL DEC, INC LSR, ROL, POR With No Page Crossing	7 cycles	6 cycles	7 cycles
	B Jump Indirect Operand = XXFF	5 cycles	6 cycles	5 cycles and invalid page crossing
	C Branch Across Page	4 cycles (E = 1) 3 cycles (E = 0)	4 cycles	4 cycles
	D Decimal Mode	No additional cycle	Add 1 cycle	No additional cycles
7	BRK Vector	OOFFFE.F (E = 1) BRK bil = 0 on stack il IRQ NMI, ABORT OOFFE6.7 (E = 0) X = X on Stack always	FFFE F BRK bit = 0 on stack if IRQ NMI.	FFFE F BRK bit = 0 on stack if IRO NMI
8	Interrupt or Break Bank Address	PBR not pushed (E = 1) RTI PBR not pulled (E = 1) PBR pushed (E = 0) RTI PBR pulled (E = 0)	Not available	Not available
9	Memory Lock (ML)	ML = 0 during Read Modify and Write cycles	ML - 0 during Modify and Write	Not available
10	Indexed Across Page Boundary	Extra read of last instruction fetch	Extra read of last instruction fetch	Extra read of invalid address
11	RDY Pulled During Write Cycle	Ignored (E = 1) Processor stops (E = 0)	Processor stops	ignored
12	R/W During Reset Stack Operation	Does not write to stack	Writes to stack	Does not write to stack
13	Unused OP Codes	One reserved Op Code specified as WDM will be used in future systems. The W65SC816 performs a no-operation.	No operation	Unknown and some hang up processor
14	Bank Address Handling	PBR = 00 after Reset or Interrupts	Not available	Not available
15	R/W During Read-Modify- Write Instructions	E = 1. R· $\overline{W}$ = 0 during Modify and Write cycles E = 0. R/ $\overline{W}$ = 0 only during Write cycle	R-W = 0 only during Write cycle	R. W = 0 during Modify and Write cycles
16	SYNC (Metal Option)	W65SC802 VPA = SYNC W65SC816 VPA = VPA Always	SYNC Always	SYNC Always

#### Signal Description

#### Address Bus (A0-AXX and DB/BA0-7)

Refer to the particular package configuration for the respective number or address lines

In the 40-pin package, A0-A15, BA0-BA7 forms a 24-bit address bus for memory and I/O exchanges on the data bus. The address lines are set (See BE below) to the high impedance state by the bus enable (BE) signal. The output of each address line is TTL compatible, capable of driving one standard TTL 'oad and 130 pF

#### Bus Fnable (BF)

This signal allows external control of the data and the address output buffers and R W For normal operation. BE is high causing the address buffers and  $R_\ell\overline{W}$  to be active and the data buffers to be active during a write cycle for external control. BE is held low to disable the buffers

#### Clock in (CLK (IN))

The W65SC9XX Series is supplied with an internal clock generator operating at four times the #2 frequency. The frequency of these clocks is externally controlled by the crystal or oscillator circuit

#### Phase 0 In (φ0 (IN)) (For Older System Application)

This is the buffered clock input to the internal clock generator on the W65SC0X series. Clock outputs \$1.10UT( and \$2.0UT) are derived. from this signal

#### Phase 2 in (62 (IN))

This is the unbuffered clock input to the internal clock generator. The clock output 52 (OUT) is derived from this signal. The 52 (1N) clock is recommended in all new system designs requiring a system 52

#### Data Bus Enable (DBE) (For Older System Application)

This TTL-compatible input allows external control of the three-state data output buffers in normal operation. DBE would be driven by the phase two (62) clock thus allowing data input from the microprocessor only during \$2 During the read cycle the data bus buffers are internally disabled becoming essentially an open circuit. To disable the data bus externally. DBE should be held low

#### Data Bus (DB/BA0-7)

The data lines (DB-BA0-7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-slate buffers capable of driving one TTL load and 130 pF. The data lines are set to the high impedance state by BE or DBE. During  $\phi 2$  data is transferred to and from memory (or I-O) and during of the bank address (BKO) is output

#### Ready (RDY)

his inpul signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state during or coincident with phase one [ $\phi$ 1] will half the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (Ø2) in which the read signal is low. This feature allows microprocessor interfacing with low speed memory as well as direct memory access (DMA). (See Compatibility Issues for 6502 Emulation.)

#### Memory Lock (ML)

in a multiprocessor system, ML indicates the need to defer the arbitration of the next bus cycle to ensure the integrity of read-modity-write instructions ML goes low during ASL, DEC, INC LSR, ROL, ROR, TRB, TSB memory referencing instructions. This signal is low for the read modify and write cycles

#### Oscillator Out (OSC (OUT))

On the W65SC902 microprocessor an internal inverter is connected between pins 35 and 37. The inverter has sufficient loop gain to provide oscillation using an external crystat

### Phase 1 Out (φ1 (OUT)) (For Older System Application)

This inverted #2 (OUT) signal provides timing for external R/W opera-

### Phase 2 Out ( $\phi$ 2 (OUT))

This signal provides timing for external bus R/W operations. Addresses are valid after the address setup time (IADS) from the falling edge of φ2 (OUT)

#### Phase 4 Out (o4 (OUT))

This signal is delayed by take from \$2 (OUT). The address output is valid prior to the rising edge of 54 (OUT)

#### Read/Write (R/W)

This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the address memory location. R. W is set to the high impedance state by BE

#### Set Overflow (SO)

A negative fransition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of >1

A positive transition on this line causes an initialization sequence to begin. Reset must be held low for at least two clock cycles after Vo reaches operating voltage from a power down condition. After this time R:Wis high and SYNC is low. When a positive edge is detected there is an initialization sequence lasting six clock cycles. Then the interript mask flag is set. The decimal mode is cleared and the program counter is loaded with the restart vector from locations 00FFFC (low byte) and 00FFFD (high byte). This is the start location for program control. RDY has no affect when RES is tow

#### Reset Configuration

When RES is bulled low the following registers are init alized SH 01 0000

хн 00 IX - t forces XH to 00) ٧H 00 (X - t forces YH to 00)

P8R 00M TX 1D:01 1-N V Z Care not initialized, DBR 00

See Compatibility Issues for 6502 Emulation (

#### Interrupt Request (IRQ)

This TTL compatible signal requests that an interrupt sequence begin within the microprocessor. The  $\overline{\text{IRQ}}$  is sampled during 52 operation. If the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during  $\mathfrak{z}^{\dagger}$ The program counter, bank register and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle the program counter low will be loaded from address 00FFFE and program counter high from location 00FFFF transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm exterhat resistor should be used for proper wire-OR operation. (See Compatibility Issues for 6502 Emulation (

#### Non-Maskable Interrupt (NMI)

A negative-going edgeon this input requests that a non-maskable interrupt sequence be generated within the microprocessor. The NMI is sampled during \$2, the current instruction is completed and the interrupt sequence begins during a LThe program counter is loaded with the interrupt vector from locations 00FFFA (low byte), thereby transferring program control to the non-maskable interrupt routine. However it should be noted this is an edge-sensitive input. As a result, another interrupt will occur if there is another negative-going transition and the program has not returned from a previous interrupt. Also no interrupt will occur if NMI is low and a negative-going edge has not occurred since the last non-maskable interrupt. (See Compatibility Issues for 6502 Emulation)

#### Abort Instruction (ABORT)

This input is used to abort instructions, usually due to an address bus condition. An external 3K ohm, pull-up, resistor should be used with this pin. A negative going edge aborts the current instruction from the cycle the ABORT input is pulled low, which internally prevents any all registers from being modified. At the end of the current instruction an interrupt tike operation pushes the PC BR, and P on the stack, the I flag is set and the program counter is loaded with the contents of address tocalions 00FFF8 and 00FFF9

Vector Locations E : 1 = @mvca7800	1 0 = NATIVÉ
00FFFE F —IRO BRK Hardware	00FFEE.F -tRQ Hardware
00FFFC D — RESET Hardware	00FFEC.D - RESET Hardware
00FFFAB - NMI Hardware	00FFEA B - NMt Hardware
00FFF8.9 —ABORT Hardware	00FFE8.9 -ABORT Hardware
00FFF6_7	00FFE6.7 - BRK Software
00FFF45 -COP Software	00FFE45 -COP Software

The  $\overline{VP}$  output is low during the 2 cycles the vector locations are accessed. As a result of executing an interrupt D = 0 and t : 1 in the status register P

#### Emulation (E), Memory (M) and Index X

The E M and X status bits in the status register (P) are metal mask selectable outputs. These bits may be thought of as op-code extensions and therefore may be used for memory and system management

#### Vector Pull (VP)

Vector Pull (VP)

The vector pull (VP) output goes low during the two cycles when a vector address is being pulled (i.e. ODFFFE.F for IRO). This output goes low lor all interrupt vector pulls. ABORT, BRK, COP, IRO. NMI, and RES. This output may be used to modify prioritize interrupt routines

## Valid Data Address (VDA) and Vatid Program Address (VPA)

The valid data address (VDA) output and valid program address (VPA) output indicates the type of memory addressed by the address bus The following table applies

#### VDA VPA

- Internal operation—address and data bus available 0
- Valid program address-may be used for program cache control
- Valid data address may be used for data cache control -Op Code fetch -may be used for program cache control

The VDA and VPA may be used for virtual and cache memory control A metal option may select the 6502 emulation mode (E = 1). The VPA output goes high only during an op code fetch, and functions as the sync output, which signifies an opcode is being tetched from memory

### Addressing Modes

Twenty-four addressing modes are available to the user of the W65SC816 family of microorocessors. The addressing modes are described in the following paragraphs

#### 1. Immediete Addressing [Imm]

With immediate addressing the operand is contained in the second byte (second and third byte for 16 bit data) of the instruction

#### Absolute and Absolute Long Addressing [a], [el]

for absolute addressing the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. For absolute long addressing the fourth byte specifies the bank address. The full 16.7 megabyte address space is addressed in the long mode. In the short mode the bank address is specified by the data bank register

#### Direct Addressing [d]

Direct addressing allows for shorter code and execution times by only fetching a second byte of instruction. The second byte is added to the direct register (D) value. When the direct register low (DL) is zero fastest execution occurs. The bank address is always zero

### Accumulator Addressing [ecc]

This form of addressing is represented with a one byte instruction and performs an operation on the accumulator(s)

#### Implied Addressing [imp]

In the implied addressing mode the address of the operand is implicitly stated in the operation code of the instruction

#### Direct Indirect Indexed and Direct Indirect Indexed Long Addressing [(d), y], [(dl), y]

This form of addressing is usually referred to as indirect. Y. The second byte of the instruction is added to the direct register and points to a memory location in bank zero. The contents of this memory location and the byte following (the next byte is the bank address tor the long mode) are added to the Yindex register with the result being

the effective fied by the da tion is fastest

ss. For the short mode the bank address is speciank register. Note that when DL equals zero execu-

#### Direct Indexed Indirect Addressing [(d,s)]

With direct indexed indirect addressing (usually referred to as Indirect, X) the second byte of the instruction is added to the contents of the direct register and then adding the X register value. The result of these additions points to a memory tocation on bank zero whose contents is the low order byte of the effective address with the byte following the high byte of the effective address. The bank address of the effective address is specified by the data bank register

## 10, 11. Direct Indexed with X end Direct Indexed with Y Addressing

[d,x], [d,y]
Direct indexed with X usually referred to as Direct. X and direct indexed with Y usually referred to as Direct. Y are two byte instructions The second byte is added to the direct register (D) and this result is added to the appropriate index register. The bank address is always zero. Execution is fastest when the low byte of the direct register (DL) is zero

#### 12, 13, 14. Absolute Indexed with X. Absolute Indexed Long with X. end Absolute indexed with Y Addressing [s,x], [sl,x], [s,y]

Absolute indexed addressing is used in conjunction with the X and Y index registers and is referred to as Absolute. X Absolute Long, X and Absolute Y. The effective address is formed by adding the contents of the X or Y register to the second and third bytes of the instructions The bank address is specified by the data bank register except in the long mode the fourth byte specifies the bank address

#### Progrem Counter Relative and Progrem Counter Relative Long Addressing [r], [ri]

Program counter relative addressing usually referred to as relative and relative long addressing is used only with the branch instructions The second byte is added to the program counter which for relative creates a -128 or -127 byte offset. The second and third bytes are added to the program counter to create +32768 or -32767 byte offset for the branch always long operation

### 17. Absolute Indirect Addressing (Jump Instruction Only) [(s)]

The second and third bytes of the instruction contains the high order adoress bytes of a memory location located in bank zero This memory location and the byte following contain the effective address which is loaded into the program counter. The destination bank address is specified by the program bank register except for the JML instruction the third byte fetched is the destination bank address

#### 18, 19. Direct Indirect end Direct Indirect Long Addressing [(d)], [(dl)]

In this form of addressing the second byte of the instruction is added to the direct register and the resulf points to a memory location in pank zero. The contents of this location and the following location (the next location is the bank address for the long mode) is the effective address. The bank address is specified by the data bank register for the direct indirect made

#### Absolute Indexed Indirect Addressing (Jump and Jump to Subroutine) [(e,x)]

With absolute indexed indirect addressing the second and third bytes of the instruction are added to the X index register contents The result points to the low and (byte tollowing) high order bytes which are loaded into the program counter. The bank address is specified by the program bank register

#### Steck Addressing [s]

This addressing mode uses the stack register to address memory locations. The instructions which use the stack addressing include push, pull interrupts, jump to subroutine, return from interrupt and return from subroutine. The bank address is always zero. Vectors are always putted from bank 00 (See Compatibility Issues for 6502 Emulation

## 22. Stack Relative Addressing [sr]

With stack relative addressing the second byte of the instruction is added to the stack register value. This effective address points to a data memory location on the stack. For 16 bit data the next location on the stack is the high byte of data. This addressing mode in confunction with using the push instructions, may be used to pass data to subroutines using the stack. The new TSC and TCS instructions provide fast stack modification. The direct register can be used for user stack functions. The bank register is always zero

3 [(sr),y] second byte of the in-23. Stack Relative Indirect Indexed Add. With stack relative indirect indexed with Y second byte of the in-struction is added to the stack register value. The address formed by struction is added to the stack register value. The address formed by this addition points to the low byte (the next location contains the high byte) of an indirect address. The Y register is added to this address to form the effective data address. This addressing mode, in conjunction with using the push effective address (PEA, PEI, PER) instructions, may be used to pass data addresses to subroutines using the stack. The new TSC and TCS instructions provide fast stack register modification. cation. The direct register can be used for user stack functions. The data bank register is the bank address for the effective address.

24. Block Move A sing [xyc]
This addressing mo sused for multiple byte moves forward (MVP) or backward (MVN). These three byte instructions use the X register. for the source address, the Y register for the destination address and the C accumulator contains the number of bytes to be moved. The destination bank address is the second byte of the instruction with the source bank specified by the third byte. The data bank register is loaded with the destination bank value (second byte of the instruction)

### Table 2. Instruction Set W65SC816 Instructions (256-OP Codes)

		ai 6502 Instruction Set (151 Op Codes)		New W655	CXXX Instructions (13 Op Codes) Branch Relative always
1	ADC	Add Memory to Accumulator with Carry "AND" Memory with Accumulator		PLX	Pull X from Stack
	AND	Shift Left One Bit (Memory or Accumulator)	3		Pull Y from Stack
_	ASL			PHX	Push X on Stack
	BCC	Branch on Carry Clear		PHY	Push Y on Stack
_	BCS	Branch on Carry Set	_		Store Zero in Memory (Direct; Direct, X, Abs. Abs. X)
-	BEQ	Branch on Result Zero	_	STZ	
-	BIT	Test Bits in Memory with Accumulator Branch on Result Minus	7	TAB	Test and Reset Memory Bits Determined by
	BMI	Branch on Result Not Zero			Accumulator A (Direct and Absolute)
	BNE BPL	Branch on Result Plus	8	TSB	Test and Set Memory Bits Determined by
	BAK	Force Break			Accumulator A (Direct and Absolute)
	BVC	Branch on Overflow Clear	C	New W655	SCXXX Addressing Modes (14 Op Codes)
	BVS	Branch on Overflow Set		BIT	Test Bits in Memory with Accumulator (Direct X.
_	CLC	Clear Carry Flag	-	<b></b> .	Absolute, X, Immediate)
	CLD	Clear Decimal Mode	2	DEC	Decrement (Accumulator)
	CLI	Clear Interrupt Disable Bit	_	-	Instructions (Direct Indirect (8 Op Codes))
	CLV	Clear Overflow Flag		Group I	
	CMP	Compare Memory and Accumulator	4	INC	Increment (Accumulator)
19	CPX	Compare Memory and Index X	5	JMP	Jump to New Location (Absolute Indexed Indirect)
20	CPY	Compare Memory and Index Y			to the Address in the day (40 On Codes)
21	DEC	Decrement Memory by One	D.	Group I In	nstructions with New Addressing Modes (48 Op Codes)
	DEX	Decrement Index X by One		•	Direct Indirect Long Indexed with Y (8 Op Codes)
	DEY	Decrement Index Y by One		•	Direct Indirect Long (8 Op Codes)
24	EOR	"Exclusive-or" Memory with Accumulator		•	Absolute Long and Absolute Long Indexed with X
	INC	Increment Memory by One			(16 Op Codes)
	INX	Increment Index X by One			Stack Relative (8 Op Codes)
	INY	Increment index Y by One			Stack Relative Indirect Indexed Y (8 Op Codes)
_	JMP	Jump to New Location		ADC	Add Memory to Accumulator with Carry
	JSR	Jump to New Location Saving Return Address		AND	"AND" Memory with Accumulator
		Load Accumulator with Memory	_	_	·
	LDA LDX	Load Index X with Memory		CMP	Compare Memory and Accumulator
	FDA	Load Index Y with Memory	4	EOR	"Exclusive-or" Memory with Accumulator
	LSR	Shift One Bit Right (Memory or Accumulator)	5	LDA	Load Accumulator with Memory
	NOP	No Operation	6	ORA	"Or" Memory with Accumulator
-			7	SBC	Subtract Memory from Accumulator with Borrow
	ORA	'OR' Memory with Accumulator		STA	Store Accumulator in Memory
	PHA	Push Accumulator on Stack	۰	SIA	Store Accommission in Memory
	PHP	Push Processor Status on Stack	E.	New Pust	h and Pull Instructions (7 Op Codes)
	PLA	Pull Accumulator from Stack Pull Processor Status from Stack		PEA	Push Effective Absolute Address or Immediate Data
	PLP				Word on Stack
	ROL	Rotate One Bit Left (Memory or Accumulator)	2	. PEI	Push Effective Indirect Address or Direct Data Word
	ROR	Rotate One Bit Right (Memory of Accumulator)			on Stack
	. RTI	Return from Interrupt	3	PEA	Push Effective Program Counter Relative Indirect Ad-
	RTS	Return from Subroutine			dress or Program Counter Relative Data Word on Stack
	SBC	Subtract Memory from Accumulator with Borrow		PLB	Pull Data Bank Register from Stack
	SEC	Set Carry Flag		PLD	Pull Direct Register from Stack
	SED	Set Decimal Mode Set Interrupt Disable Status		PHB	Push Data Bank Register on Stack Push Direct Register on Stack
	SEI	Store Accumulator in Memory		PHD PHK	Push Program Bank Register on stack
	S. STA	Store Index X in Memory	-	FIN	r dan r regium dum riogister on stues
	STY	Store Index Y in Memory	E	Status Re	egister Instructions (2 Op Codes)
		Transfer Accumulator to Index X		I. REP	Reset Status Bits Defined by
-	TAX	Transfer Accumulator to Index A		· · · · <del>-</del> ·	Immediate Byte 1 = Reset
	TAY TSX	Transfer Stack Pointer to Index X			0 = Do not change
	TXA	Transfer Index X to Accumulator	2	2. SEP	Set Status Bits Defined by
	TXS	Transfer Index X to Stack Register	•	<del></del>	Immediate Byte t = Set
	TYA	Transfer index Y to Accumulator			0 = Do not change
					-

G.	New Regis	ter Transfer instructions ( , up Codes)	2.	MVP	Muze Block from Source (X Addressed) to Destination
1	TCD	Transfer C Accumuletor to Direct Register D			(Y Addressed), Block Length Defined by C.
2	TDC	Transfer Direct Register D to C Accumulator			X. Y are Decremented
	TCS	Transfer C Accumulator to Stack Register			A; Fair Doctoriumon
	TSC				
		Transfer Stack Register to Accumulator C			-Processor Operations (1 Op Code)
_	TXY	Transfer X to Y	1.	COP	Co-Processor Instruction with Associated COP Vector
6	TYX	Transfer Y to X			and ABORT Input Supports Co-Processing Function
7	XBA	Exchenge B and A			i.e., Floeting Point Processors, etc
	SCE	Exchange Carry Bit C with Emuletion Bit E.			<b>3</b>
٠	JUL	exchange carry bit C with Emuletion bit E.	~	Mary Cu	stem Control instructions (3 Op Codes)
H.	New Brenc	h, Jump end Return Instructions (6 Op Codes)	7.	STP	Stop-the-clock instruction Stops the Oscillator Input
1.	BAL	Branch Relative Long Alweys (16 Bit Relative—32768			(or 02 Input) During 02 = 1. This Mode is Released When
		to + 32767) (Addressing Mode)			RES Goes to a Zero-System Initialization May Be
_		•			Desired: However, if After RESET One Performed an
	JML	Jump Indirect Long			RTI, Program Execution Begins With the Instruction
3	JMP	Jump Absolute Long			Following the STP Op Code in Program Sequence
4	JSL	Jump to Subroutine Long (Uses RTL for Return)			rollowing the STP Op Code in Program Sequence
5.	JSR	Jump to Subroutine (Indexed Indirect)	2.	WAI	Wait for Interrupt Pulls RDY Low and Is Cleared by IRQ
•					or NMI Active Input.
6	ATL	Return from Subroutine Long	3	WDM	There is One Reserved Op Code Defined as WDM Which
			•		Will Be Used For Future Systems The W65SC816
ŧ.	<b>New Block</b>	Move Instructions (2 Op Codes)			
1	MVN	Move Block from Source (X Addressed) to Destination			Performs a No-Operetion
		(Y Addressed), Block Length Defined by C.			
		X Y are Incremented			


Table 3. Addressing Mode Summary

		on Times ry Cycles	Memory Utilization In Number of Progrem Sequence Bytes	
Address Mode	Original 8 Bit NMOS 6502	New W65SC816	Original 8 Bit NMOS 6502	New W65SC816
1 Immediate	2	2(3)	2	2131
2 Absolute	4(5)	4:3.51	3	3
3 Absolute Long	-	5(3)	_	4
4 Direct	3(5)	3(3 4 5)	2	2
5 Accumulator	2	2	1	1
6. Implied	2	. 2	1	1
7 Direct Indirect Indexed (IND), Y	5111	i 5(134)	2	2
8 Direct Indirect Indexed Long (IND), Y Long		6:3 4:	_	2
9 Direct Indexed Indirect (IND, X)	6	6(3 4)	2	2
10. Direct, X	4151	413 4 5)	<sup>i</sup> 2	2
11 Direct, Y	4	4(3.4)	2	2
12 Absolute, X	4(1.5)	411.351	3	3
13 Absolute Long, X	_	5131	_	4
14 Absolute, Y	4111	4(13)	3	3
15 Relative	2(12)	2(2)	2	2
16 Relative Long		3(2)	_	3
17 Absolute Indirect (Jump)	5	5	3	3
18 Direct Indirect	-	5(3.4)	-	2
19 Direct Indirect Long	-	6(3.4)	_	2
20 Absolute Indexed Indirect (Jump)		6		3
21 Stack	3-7	3-8	1-3	1-4
22 Stack Relative	- 1	4:3:	_	2
23 Stack Relative Indirect Indexed	_ !	7:3:		2
24 Block Move X, Y, C (Source, Destination, Block Length)	· · · · · · · · ·	7	_	3


- NOTES

  1 Page boundary, add 1 cycle if page boundary is crossed when forming address
  2. Branch taken, add 1 cycle if branch is taken.
  3 M = 0 or X = 0, 16 bit operation, add 1 cycle, add 1 byte for immediate.
  4 Direct register low (DL) not equal zero, add 1 cycle.
  5 Read-Modify-Write, add 2 cycles for M = 1, add 3 cycles for M = 0.

#### Packaging Information



	4	O-PIN PACK	AGE		
SYM.	INC	HES	MILLIMETERS		
BOL	MIN	MAX	MIN	MAX	
A		0 225		5 72	
ь	0.014	0 023	0.36	0.58	
ומ	0.030	0.070	0.76	1 78	
c	0.008	0.015	0.20	0 38	
0	_	2 096	_	53 24	
E	0 510	0 620	12 95	15 75	
E١	0 520	0 630	13 21	16 00	
	0 100	BSC	2 54 BSC		
L	0 125	0 200	3 18	5 08	
LI	3 150	-	381		
0	0 020	0.060	0.51	1 52	
S	-	0 098	-	2 49	
S1	0 005	_	0 13	-	
52	0 005	-	0 13	_	
a	O'	15'	O'c	15	



#### Sales Offices:

Technical or sales assistance may be requested from

The Western Design Center Inc. 2166 East Brown Hoad Mesa Arizona 85203 602 962-4545 TWX 6835057

#### WARNING:

MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical, harge build ups. Industry established recommendations for handling MOS

- 1. Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam
- Handle MOS parts only at conductive work stations
- 3 Ground all assembly and repair tools

Represented in your area by:

WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product

Information contained herein is provided graduitously and without liability to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of reach application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC. Terms and Conditions of Sale and Sales Policies, copies of which are available upon request.

The Western Design Center, Inc.

2166 E. Brown Rd./Mesa. AZ 85203

(602) 962-4545 / TWX 6835057

49

50

I claim:

- 1. An integrated circuit CMOS microprocessor chip having a surface with first, second, third, and fourth edges which sequentially circumscribe said CMOS microprocess chip, said second edge being defined as the bottom of said surface, said CMOS microprocessor chip comprising in combination:
  - (a) data bus means on said surface for transferring digital data:
  - (b) address bus means on said surface for transferring digital address information:
  - (c) register circuit means on said surface coupled to said data bus means and said address bus means for storing digital information received from said data bus means and said address bus means in accordance with execution of program instructions by said CMOS microprocessor chip:
  - (d) address output buffer circuit means on said surface coupled to said address bus means for temporarily storing digital address information from said address bus means, said address output buffer circuit means being located along said first and second edges between said register circuit means and said first and second edges;
  - (e) instruction decoding circuit means located above said register circuit means for decoding instructions to be executed by said CMOS microprocessor chip, said instruction decoding circuit means including
    - i. first read-only memory decoding means including N-channel MOSFETs arranged in an array for producing a plurality of minterm signals in response to instruction information in an instruction register on said surface, that array including a plurality of groups each including a plurality of series connected N-channel MOSFETs producing a respective minterm signal,
    - ii. a plurality of CMOS minterm inverters each having an input receiving a respective one of said minterm signals and each producing an inverted minterm output signal,
    - iii. second read-only memory decoding means including N-channel MOSFETs arranged in an array for producing a plurality of sum-of-minterm signals in response to said inverted minterm output signals, that array including a plurality of groups each including a plurality of parallel connected N-channel MOSFETs producing a respective sum-of-minterm signal, wherein said minterm inverters are disposed between said first and second read-only memory decoding means, and
    - iv. register transfer circuit means responsive to said sum-of-minterm signals for transferring digital address information between said register circuit means and said address bus means and for transferring digital data between said register circuit means and said data bus means in accordance with the execution of program instructions, said register transfer circuit means being disposed adjacent to and above said register circuit means, said second read-only memory decoding means being disposed adjacent to and above said register transfer circuit means, and said first read-only memory circuit means, said second read-only memory circuit means, said second read-only memory circuit means, said data bus means and said address bus means ex-

tending horizontally through said register circuit means.

- 2. The integrated circuit CMOS microprocessor chip of claim 1 wherein said N-channel MOSFETs are silicon gate MOSFETs, said N-channel MOSFETs in said first read-only memory decoding means being arranged as vertical groups of N-channel MOSFETs coupled in series, said inverted minterm output signals being conducted at the bottom of said first read-only memory decoding means by a plurality of vertical polycrystalline silicon conductors, respectively, which form gate electrodes of various ones of said N-channel MOSFETs in said second read-only memory decoding means, said N-channel MOSFETs of said second read-only decoding means being arranged as horizontal groups of Nchannel MOSFETs, the N-channel MOSFETs of each horizontal group, respectively, having a separate common drain electrode connection which produces a corresponding one of said sum-of-minterm signals.
- 3. The integrated CMOS microprocessor chip of claim 2 wherein in said first read-only memory decoding means, said vertical groups of series-coupled MOS-FETs are arranged as a plurality of parallel, closely spaced pairs of vertical groups each of which are spaced from another of said pairs by a distance large enough to allow placement of a metal-to-polycrystalline silicon contact area therebetween, gate electrodes of said Nchannel MOSFETs of said first read-only memory decoding means being formed of layers of polycrystalline 30 silicon each including such a metal-to-polycrystalline silicon contact area, said first read-only memory decoding means including a plurality of horizontal metal lines conducting op code signals and complements thereof from said instruction register and each making contact to predetermined ones of said layers of polycrystalline silicon.
  - 4. The integrated circuit CMOS microprocessor chip of claim 3 wherein each of said common drain electrode connections includes a plurality of horizontal metal conductors each connected to the drain electrodes of N-channel MOSFETs of a respective one of said horizontal groups.
  - 5. The integrated circuit CMOS microprocessor chip of claim 4 wherein in said second read-only memory decoding means, the ones of said horizontal sum-of-minterm conducting metal conductors having the fewest number of said N-channel MOSFET drain electrodes connected thereto are located in the lower portion of said second read-only memory decoding means and wherein the ones of said horizontal sum of minterm conducting metal conductors having the most of said N-channel MOSFET drain electrodes connected thereto are located in the upper portion of said second read-only memory decoding means.
- 6. The integrated circuit CMOS microprocessor chip of claim 5 whefein non-metallic crossunders conduct sum-of-minterm signals from various ones of said horizontal sum-of-minterm metal conductors in the lower portion of said second read-only memory decoding means directly downward into said register transfer circuit means.
- 7. The integrated circuit CMOS microprocessor chip of claim 5 including means for conducting sum-of-minterm signals from various ones of said horizontal sum-of-minterm metal conductors in the upper section of said second read-only memory decoding means around the right end of said second read-only memory decoding means, to the left under said second read-only mem-

ory decoding means and directly downward into said register transfer circuit means.

- 8. The integrated circuit CMOS microprocessor chip of claim 1 wherein said data bus means is 2. bits wide and said register circuit means includes a plurality of  $2^{N-5}$ bit wide registers, said chip including status register circuit means disposed in said register circuit means and coupled directly to said data bus means and said register transfer means for storing status information written therein in accordance with execution of instructions by 10 said CMOS microprocessor chip, said status register circuit means including an emulation bit and means responsive to said emulation bit for causing said microprocessor chip to emulate a different microprocessor that has a data bus which is one-half as wide as said data 15 bus means and a plurality of registers that correspond, respectively, to said plurality of said 2N bit wide registers but are only  $2^{(N-1)}$  bits wide, N being an integer.
- 9. The integrated circuit CMOS microprocessor chip of claim 5 including abort circuit means responsive to 20 an abort input signal for preventing modification of information in certain registers of said register circuit means during an abort condition, said abort circuit means including abort input circuitry receiving said abort input signal and located along said fourth edge 25 and including an abort conductor routed along the left side of said instruction decoding circuit means and into portions of said register transfer circuit means contain-

ing to said certain registers.

- 10. The integrated circuit CMOS microprocessor 30 chip of claim 9 including valid program address means located above said address output buffer means along said first edge for producing a valid program address output signal, and also including, from left to right along said fourth edge, non-maskable interrupt (NMI) 35 circuitry, IRQ interrupt circuitry, said abort circuit means, ready signal circuitry, vector pull circuitry, reset interrupt circuitry, valid data address means for producing a valid data address output signal, status output circuitry, oscillator and clock generator cir- 40 cuitry, bus enable circuitry, and emulation bit output circuitry.
- 11. The integrated circuit CMOS microprocessor chip of claim 10 including a plurality of bonding pads peripherally located along the edges of said chip and 45 coupled to various circuitry therein and arranged in a counter-clockwise sequence as follows (VP)\*, RDY, (ABORT)\*, (IRQ)\*, (ML)\*, (NMI)\*, VPA, VDD, A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, VSS, A12, A13, A14, A15, D7/BA7, D6/BA5, D5/BA5, 50 D4/BA4, D3/BA4, D2/BA2, D1/BA1, D0/BA0, R/(W)\*, E, BE,  $\phi$ 2, M/X, VDA, and (RES)\*.
- 12. In a integrated circuit CMOS microprocessor, instruction decoding circuit means located above a plurality of register circuits for decoding instructions, 55 said instruction decoding circuit means including:
  - (a) first read-only memory decoding means including N-channel MOSFETs arranged in an array for producing a plurality of minterm signals in response to instruction information in an instruction 60 register on said surface, that array including a plurality of groups each including a plurality of series connected N-channel MOSFETs producing a respective minterm signal,
  - (b) a plurality of minterm inverters each having an 65 input receiving a respective one of said minterm signals and each producing an inverted minterm output signal,

- (c) second read-only memory decoding means including N-channel MOSFETs arranged in an array for producing a plurality of sum-of-minterm signals in response to said inverted minterm output signals, that array including a plurality of groups each including a plurality of parallel connected N-channel MOSFETs producing a respective sum-of-minterm signal, wherein said N-channel MOSFETs are silicon gate MOSFETs, said N-channel MOS-FETs in said first read-only memory decoding means being arranged as vertical groups of N-channel MOSFETs coupled in series, said inverted minterm output signals being conducted at the bottom of said first read-only memory decoding means by a plurality of vertical polycrystalline silicon conductors, respectively, which form gate electrodes of various ones of said N-channel MOSFETs in said second read-only memory decoding means, said N-channel MOSFETs of said second readonly decoding means being arranged as horizontal groups of N-channel MOSFETs, the N-channel MOSFETs of each horizontal groups, respectively, having a separate common drain electrode connection which produces a corresponding one of said sum-of-minterm signals, the ones of said horizontal sum-of-minterm conducting metal conductors having the fewest number of said N-channel MOSFET drain electrodes connected thereto are located in the lower portion of said second readonly memory decoding means and wherein the ones of said horizontal sum of minterm conducting metal conductors having the most of said N-channel MOSFET drain electrodes connected thereto are located in the upper portion of said second read-only memory decoding means;
- (d) register transfer circuit means responsive to said sum-of-minterm signals for transferring digital address information between said register circuit means and said address bus means and for transferring digital data between said register circuit means and said data bus means in accordance with the execution of program instructions, said register transfer circuit means being disposed adjacent to and above said register circuit mwans, said second read-only memory decoding means being disposed adjacent to and above said register transfer circuit means, and said first read-only memory circuit means being disposed above said second read-only memory circuit means, said data bus means and said address bus means extending horizontally through said register circuit means.
- 13. An integrated circuit CMOS microprocessor chip having a surface with first, second, third, and fourth edges which sequentially circumscribe said CMOS microprocessor chip, said second edge being defined as the bottom of said surface, said CMOS microprocess chip comprising in combination:
  - (a) data bus means on said surface for transferring digital data;
  - (b) address bus means on said surface for transferring digital address information;
  - (c) register circuit means on said surface coupled to said data bus means and said address bus means for storing digital information received from said data bus means and said address bus means in accordance with execution of program instructions by said CMOS microprocessor chip;

(d) address output buffer circuit means on said surface coupled to said address bus means for temporarily storing digital address information from said address bus means, said address output buffer circuit means being located along said first and second 5 edges between said register circuit means and said first and second edges;

(e) instruction decoding circuit means located above said register circuit means for decoding instructions to be executed by said CMOS microprocessor 10 chip, said instruction decoding circuit means in-

cluding

i. first read-only memory decoding means including N-channel MOSFETs arranged in an array for producing a plurality of minterm signals in 15 response to instruction information in an instruction register on said surface, that array including a plurality of groups each including a plurality of series connected N-channel MOSFETs producing a respective minterm signal,

ii. a plurality of CMOS minterm inverters each having an input receiving a respective one of said minterm signals and each producing an inverted

minterm output signal,

iii. second read-only memory decoding means in- 25 cluding N-channel MOSFETs arranged in an array for producing a plurality of sum-of-minterm signals in response to said inverted minterm output signals, that array including a plurality of groups each including a plurality of parallel connected N-channel MOSFETs producing a respective sum-of-minterm signal, and

iv. register transer circuit means responsive to said

sum-of-minterm signals for transferring digital address information between said register circuit means and said address bus means and for transferring digital data between said register circuit means and said data bus means in accordance with the execution of program instructions, said register transfer circuit means being disposed adjacent to and above said register circuit means, said second read-only memory decoding means being disposed adjacent to and above said register transfer circuit means, and said first read-only memory circuit means being disposed above said second read-only memory circuit means, said data bus means and said address bus means extending horizontally through said register circuit means, wherein said data bus means is  $2^N$  bits wide and said register circuit means includes a plurality of 2N bit wide registers, said chip including status register circuit means disposed in said register circuit means and coupled directly to said data bus means and said register transfer means for storing status information written therein in accordance with execution of instructions by said CMOS microprocessor chip, said status register circuit means including an emulation bit and means responsive to said emulation bit for causing said microprocessor chip to emulate a different microprocessor that has a data bus which is one-half as wide as said data bus means and a plurality of registers that correspond, respectively, to said plurality of said  $2^N$ bit wide registers but are only  $2^{(N-1)}$  bits wide, N being an integer.

35

40

45

50

55

60